Assesment of CPI Stress Impact on IC Reliability and Performance in 2.5D/3D Packages

A novel approach to assessing the effects of CPI-induced stresses on performance and durability of ICs with 2.5D/3D chip architectures is presented. It combines the physics-based stress modeling methodology with the capabilities of layout analysis and extraction tools. The developed stress simulatio...

Full description

Saved in:
Bibliographic Details
Published in2019 IEEE International Reliability Physics Symposium (IRPS) pp. 1 - 7
Main Authors Kteyan, A., Hovsepyan, H., Choy, J.-H., Sukharev, V.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.03.2019
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:A novel approach to assessing the effects of CPI-induced stresses on performance and durability of ICs with 2.5D/3D chip architectures is presented. It combines the physics-based stress modeling methodology with the capabilities of layout analysis and extraction tools. The developed stress simulation flow takes into account stress variations existing in different scales from the package macro-scale to interconnect segment and transistor nano-scales. An impact of the feature-scale variations of design patterns on the stress distribution is demonstrated. The obtained across-chip deformation field is used for calculating the variations in transistors' electrical characteristics, and for analysis of potential cracking locations in the interconnect layers.
ISSN:1938-1891
DOI:10.1109/IRPS.2019.8720471