Margins of stability of inner-current loop of peak current-mode controlled PWM dc-dc converters

This paper presents expressions for the limiting value of the duty cycle and the minimum value of the slope compensation for marginally stable operation as well as for the normalized crossover frequency, the maximum duty cycle, and the value of the slope compensation at a required phase margin. Thes...

Full description

Saved in:
Bibliographic Details
Published in2009 IEEE International Symposium on Circuits and Systems (ISCAS) pp. 1985 - 1988
Main Authors Kondrath, N., Kazimierczuk, M.K.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.05.2009
Subjects
DC-DC power converters
Frequency conversion
Inductors
Phase modulation
Pulse width modulation
Pulse width modulation converters
Resistors
Stability analysis
Virtual colonoscopy
Voltage control
Online AccessGet full text
ISBN1424438276
9781424438273
ISSN0271-4302
DOI10.1109/ISCAS.2009.5118180

Cover

Abstract This paper presents expressions for the limiting value of the duty cycle and the minimum value of the slope compensation for marginally stable operation as well as for the normalized crossover frequency, the maximum duty cycle, and the value of the slope compensation at a required phase margin. These quantities describe the performance of the inner-current loop in peak current-mode controlled PWM dc-dc converters. The derivations are based on the Pade approximation of z = exp(sT s ). The results of this paper can be used for the design of the inner-current loop with a specified phase margin.
AbstractList This paper presents expressions for the limiting value of the duty cycle and the minimum value of the slope compensation for marginally stable operation as well as for the normalized crossover frequency, the maximum duty cycle, and the value of the slope compensation at a required phase margin. These quantities describe the performance of the inner-current loop in peak current-mode controlled PWM dc-dc converters. The derivations are based on the Pade approximation of z = exp(sT s ). The results of this paper can be used for the design of the inner-current loop with a specified phase margin.
Author Kondrath, N.
Kazimierczuk, M.K.
Author_xml – sequence: 1
  givenname: N.
  surname: Kondrath
  fullname: Kondrath, N.
  organization: Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA
– sequence: 2
  givenname: M.K.
  surname: Kazimierczuk
  fullname: Kazimierczuk, M.K.
  organization: Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA
BookMark eNpFkM1KAzEUhSO2YFt9Ad3kBVJvkpkksyxFa6FFoYrLkp87Ep1mSmYU-va2WHB1ON_ig3PGZJDahITccphyDtX9cjOfbaYCoJqWnBtu4IKMeSGKQhphisv_otWAjEBozgoJYkhGBpgqVCnhioy77hPgaFFiRLZrmz9i6mhb0663LjaxP5xKTAkz8985Y-pp07b7E92j_aJnyHZtQOrb1Oe2aTDQl_c1DZ4Ff4I_mHvM3TUZ1rbp8OacE_L2-PA6f2Kr58VyPluxyHXZMy0rh8CtLG0VghRaeCeM8bJWgWNwWDt0wpfHmcqJUKGWVhmuQbu61gByQu7-vBERt_scdzYftueX5C_N9lqk
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/ISCAS.2009.5118180
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 1424438284
9781424438280
EndPage 1988
ExternalDocumentID 5118180
Genre orig-research
GroupedDBID -~X
29I
6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
AAWTH
ABLEC
ACGFS
ADZIZ
AI.
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
IPLJI
M43
OCL
RIE
RIL
RIO
VH1
ID FETCH-LOGICAL-i175t-739be01a35a9dd3272cb288c3f6d1edbefbeb2c58286b2d9e73a681707bff7003
IEDL.DBID RIE
ISBN 1424438276
9781424438273
ISSN 0271-4302
IngestDate Wed Aug 27 02:45:10 EDT 2025
IsPeerReviewed false
IsScholarly true
LCCN 80-646530
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i175t-739be01a35a9dd3272cb288c3f6d1edbefbeb2c58286b2d9e73a681707bff7003
PageCount 4
ParticipantIDs ieee_primary_5118180
PublicationCentury 2000
PublicationDate 2009-May
PublicationDateYYYYMMDD 2009-05-01
PublicationDate_xml – month: 05
  year: 2009
  text: 2009-May
PublicationDecade 2000
PublicationTitle 2009 IEEE International Symposium on Circuits and Systems (ISCAS)
PublicationTitleAbbrev ISCAS
PublicationYear 2009
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0020062
ssj0000453080
Score 1.8326302
Snippet This paper presents expressions for the limiting value of the duty cycle and the minimum value of the slope compensation for marginally stable operation as...
SourceID ieee
SourceType Publisher
StartPage 1985
SubjectTerms DC-DC power converters
Frequency conversion
Inductors
Phase modulation
Pulse width modulation
Pulse width modulation converters
Resistors
Stability analysis
Virtual colonoscopy
Voltage control
Title Margins of stability of inner-current loop of peak current-mode controlled PWM dc-dc converters
URI https://ieeexplore.ieee.org/document/5118180
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07b8IwELYoU7v0AVXf8tCxhiRO7HisUBGtRIVEUdlQ_JIQiKAShvbX1-ck9KEO3eLzkMQ62Xe-7_sOoVvOmGXCJCSjWhAI4Emq05hYK9KAc5MEDLjDw2c2mMRP02TaQHc7LowxxoPPTAcefS1f52oLV2VdiIbD1CXoe87NSq7W7j7FhSY0AF-ski0gB_r7Fe5yJBpENamLphFntdZTNaY1myYQ3cdx735c6lhWr_vRd8UfO_1DNKw_uESbLDrbQnbUxy8tx__-0RFqfxH88Gh3dB2jhlmdoINv2oQtNIMWuPPVBucWuwjSY2jfYeCbdRFV6jrhZZ6vwbo22QJXRgLtdXAFgl8ajUevQ6wV0Qp7kDugSDdtNOk_vPQGpOrGQOYuxCgIp0KaIMxokgmtacQjJaM0VdQyHRotjZUuS1dQhmMy0sJwmjGQ_-PSWu42j1PUXOUrc4awdhM0kDqhIoljHaaZ2-qkDa3VVkUxPUctWKrZuhTcmFWrdPG3-RLtlyUeQCFeoWbxtjXXLlIo5I13kU-Bq7bC
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07b8IwELYQHdoufUDVdz10rCGJEzseK1QELUFIgMqG4peEQAkqYWh_fe086EMdusXnIYll-e583_cdAPeUEE2YClCMJUM2gEehDH2kNQsdSlXgEMsdjoakN_WfZ8GsBh52XBilVA4-Uy37mNfyZSq29qqsbaNhNzQJ-p7x-35QsLV2NyomOMGO3Y1lumXpgfkNCzVZEna8itaFQ4-SSu2pHOOKT-Owdn_ceRwXSpblC390XskdT_cIRNUnF3iTZWub8Zb4-KXm-N9_OgbNL4ofHO2c1wmoqeQUHH5TJ2yAuW2Cu0g2MNXQxJA5ivbdDvJ2XUgUyk5wlaZra12reAlLI7INdmAJg18pCUevEZQCSQFzmLvFkW6aYNp9mnR6qOzHgBYmyMgQxYwrx41xEDMpsUc9wb0wFFgT6SrJleYmTxe2EEe4J5miOCZWAJByrak5Ps5APUkTdQ6gNBPY4TLALPB96YaxOey4drWWWng-vgANu1TzdSG5MS9X6fJv8x3Y702iwXzQH75cgYOi4GMxidegnr1t1Y2JGzJ-m2-XT0dvug8
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2009+IEEE+International+Symposium+on+Circuits+and+Systems+%28ISCAS%29&rft.atitle=Margins+of+stability+of+inner-current+loop+of+peak+current-mode+controlled+PWM+dc-dc+converters&rft.au=Kondrath%2C+N.&rft.au=Kazimierczuk%2C+M.K.&rft.date=2009-05-01&rft.pub=IEEE&rft.isbn=9781424438273&rft.issn=0271-4302&rft.spage=1985&rft.epage=1988&rft_id=info:doi/10.1109%2FISCAS.2009.5118180&rft.externalDocID=5118180
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0271-4302&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0271-4302&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0271-4302&client=summon