Spray coating of photoresist for realizing through-wafer interconnects
Three dimensional (3D) integration requires a through-wafer interconnects, i.e. an integration of electrical connection from one side of the wafer to the other side. In some cases, it involves the lithographic patterning over high topography. For this step, a conformal coating of resist layer is nec...
Saved in:
Published in | 2006 8th Electronics Packaging Technology Conference pp. 831 - 836 |
---|---|
Main Authors | , , |
Format | Conference Proceeding |
Language | English |
Published |
01.12.2006
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Three dimensional (3D) integration requires a through-wafer interconnects, i.e. an integration of electrical connection from one side of the wafer to the other side. In some cases, it involves the lithographic patterning over high topography. For this step, a conformal coating of resist layer is necessary. In this paper, a spray coating process of AZ4562 resist has been investigated. The process is developed in an EVG 101 system on 200mm wafers. Parameters of the spray process such as resist solution, nozzle scanning speed and dispense rate have been studied to find out the proper process for the application of through-wafer interconnects. Some limitations for patterning inside the vias such as flowing of resist, resolution loss of pattern are also discussed and solutions to overcome these limitations are proposed. |
---|---|
AbstractList | Three dimensional (3D) integration requires a through-wafer interconnects, i.e. an integration of electrical connection from one side of the wafer to the other side. In some cases, it involves the lithographic patterning over high topography. For this step, a conformal coating of resist layer is necessary. In this paper, a spray coating process of AZ4562 resist has been investigated. The process is developed in an EVG 101 system on 200mm wafers. Parameters of the spray process such as resist solution, nozzle scanning speed and dispense rate have been studied to find out the proper process for the application of through-wafer interconnects. Some limitations for patterning inside the vias such as flowing of resist, resolution loss of pattern are also discussed and solutions to overcome these limitations are proposed. |
Author | Pham, N.P. De Moor, P. Bulcke, M.V. |
Author_xml | – sequence: 1 givenname: N.P. surname: Pham fullname: Pham, N.P. organization: IMEC, Leuven – sequence: 2 givenname: M.V. surname: Bulcke fullname: Bulcke, M.V. organization: IMEC, Leuven – sequence: 3 givenname: P. surname: De Moor fullname: De Moor, P. organization: IMEC, Leuven |
BookMark | eNpVj11LwzAYhSMqqLP3gjf9A535eJs0l1K2KQwUnNcj7d6skZmUJCLz11vRG8_N4fDAgeeKnPngkZAbRueMUX23eN60c06pnAvgDacnpNCqYcABqJQ1nP7boC5IkdIbnSI0SMkuyfJljOZY9sFk5_dlsOU4hBwiJpdyaUMsI5qD-_qBeYjhYz9Un8ZiLJ3PGPvgPfY5XZNzaw4Ji7-ekdflYtM-VOun1WN7v64cU3WuZNfsFFPS1BYV6FowI6XthVIcqBUKuGwYykkGeV93dGf7SYN2nKK2zHZiRm5_fx0ibsfo3k08boGBEqDFN6WdTzA |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/EPTC.2006.342820 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE/IET Electronic Library IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Xplore url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering |
EISBN | 9781424406654 142440665X |
EndPage | 836 |
ExternalDocumentID | 4147349 |
Genre | orig-research |
GroupedDBID | 6IE 6IF 6IK 6IL 6IN AAJGR AARBI ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK IERZE OCL RIE RIL |
ID | FETCH-LOGICAL-i175t-6b8d7176a5fe749531a66fc377240f3742681e6342e2c5b0dfc6650b20e9f1fb3 |
IEDL.DBID | RIE |
ISBN | 9781424406647 1424406641 |
IngestDate | Wed Jun 26 19:23:06 EDT 2024 |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i175t-6b8d7176a5fe749531a66fc377240f3742681e6342e2c5b0dfc6650b20e9f1fb3 |
PageCount | 6 |
ParticipantIDs | ieee_primary_4147349 |
PublicationCentury | 2000 |
PublicationDate | 2006-Dec. |
PublicationDateYYYYMMDD | 2006-12-01 |
PublicationDate_xml | – month: 12 year: 2006 text: 2006-Dec. |
PublicationDecade | 2000 |
PublicationTitle | 2006 8th Electronics Packaging Technology Conference |
PublicationTitleAbbrev | EPTC |
PublicationYear | 2006 |
SSID | ssj0000394661 |
Score | 1.4261568 |
Snippet | Three dimensional (3D) integration requires a through-wafer interconnects, i.e. an integration of electrical connection from one side of the wafer to the other... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 831 |
SubjectTerms | Coatings Dielectrics Dry etching Integrated circuit interconnections Metallization Resists Silicon Spraying Surface topography Wet etching |
Title | Spray coating of photoresist for realizing through-wafer interconnects |
URI | https://ieeexplore.ieee.org/document/4147349 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LawIxEA7WU3vpQ0vf5NBjV_Ne9yyKFCxCFbxJEhMqLa7oSqm_vpN9WCk99LTZLIQwwzLfvL5B6DGhWnrOeQRPBQ6KCIEmxyIjuZa24yUzITQwfFGDiXieymkNPe17YZxzefGZa4Vlnsufp3YbQmVtQUXMRXKEjjqEFb1a-3gK4YEpnVa9W2BJBa0oncr3uEpTkqTdG427RSqCAwAP074PhqvktqV_iobVrYqSkvfWNjMtu_tF2Pjfa5-h5k8XHx7t7dM5qrnlBTo5ICBsoP7raq2_sE11qH7GqcertxS8cLcB7WPAsxgw5cdiFz6WE32iTw2H40AzsbahSsZmmyaa9Hvj7iAqJytEC4ALWaRMZw5-nAI9uThUmFKtlLccoLYgnoO7rEBjCkTjmJWGzL1VAOUMIy7x1Bt-ierLdOmuEJaJt0lsNTWaCemYhr9ak3iuADkSE-tr1AgSma0K8oxZKYybv7dv0TErJwMReofq2Xrr7sHqZ-YhV_c3tDGoFQ |
link.rule.ids | 310,311,786,790,795,796,802,27956,55107 |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LTwIxEG4QD-rFBxjf7sGjC-32seyZQFCBkAgJN9KWNhINS2CJkV_vdB9IjAdP2-0mTTOTzXzz-gahh4hIbimlPjwFOCjMBZpM4CtOJdcNywPlQgO9vuiM2POYj0vocdsLY4xJi89MzS3TXP401msXKqszwkLKoj20D3Yeh1m31jaigqnjSidF9xbYUkYKUqf8PSwSlTiqtwbDZpaMoADB3bzvnfEqqXVpH6Neca-sqOS9tk5UTW9-UTb-9-InqPrTx-cNthbqFJXM_Awd7VAQVlD7dbGUX56Opat_9mLrLd5i8MPNCvTvAaL1AFV-zDbuYz7Tx_-UcLjniCaW2tXJ6GRVRaN2a9js-PlsBX8GgCHxhWpMwZMToCkTuhpTIoWwmgLYZthScJgF6EyAaEygucJTqwWAORVgE1liFT1H5Xk8NxfI45HVUaglUTJg3AQS_muJw6kA7IhVKC9RxUlkssjoMya5MK7-3r5HB51hrzvpPvVfrtFhkM8JwuQGlZPl2twCBkjUXar6b8O7q2k |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2006+8th+Electronics+Packaging+Technology+Conference&rft.atitle=Spray+coating+of+photoresist+for+realizing+through-wafer+interconnects&rft.au=Pham%2C+N.P.&rft.au=Bulcke%2C+M.V.&rft.au=De+Moor%2C+P.&rft.date=2006-12-01&rft.isbn=9781424406647&rft.spage=831&rft.epage=836&rft_id=info:doi/10.1109%2FEPTC.2006.342820&rft.externalDocID=4147349 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424406647/lc.gif&client=summon&freeimage=true |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424406647/mc.gif&client=summon&freeimage=true |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781424406647/sc.gif&client=summon&freeimage=true |