The process characterization of insulated Au-Flash PdCu for the challenging wire bonding applications

With the success of developing insulated wire bond recipe in the conventional wire bond process for ball grid array (BGA) and quad flat package (QFP). The development of insulated wire bond process is moving further to explore into other areas of bonding applications with potential challenges on ins...

Full description

Saved in:
Bibliographic Details
Published in2016 IEEE 37th International Electronics Manufacturing Technology (IEMT) & 18th Electronics Materials and Packaging (EMAP) Conference pp. 1 - 6
Main Authors Siong Chin Teck, Eu Poh Leng, Tan Lan Chu, Zhang Xi, Loh Wan Yee, Su Dan, Tok Chee Wei
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.09.2016
Subjects
Online AccessGet full text

Cover

Loading…
Abstract With the success of developing insulated wire bond recipe in the conventional wire bond process for ball grid array (BGA) and quad flat package (QFP). The development of insulated wire bond process is moving further to explore into other areas of bonding applications with potential challenges on insulated Au-Flash PdCu wire. At the same time, the characterization process was perform on the insulation coating thickness in order to establish an optimize insulation thickness. The thickness of the insulation layer becomes more critical when it apply into wider areas of bonding applications. In fine pitch and critical wire bond process, any variations to either the insulation coating layer itself or the bonding processes used could affect the overall stability and bondability of insulation wire. Series of assessments were performed to assess the performance of various insulation thicknesses in terms of wire bondability, electrical insulation and wire bond quality. Eventually, a new insulation thickness window in terms of break down voltage (BDV) was established that able to fulfill all the requirements. One critical potential area of study for insulated wire would be in Ultra-Low-Loop (ULL) application down to 2mils loop height. Since at such low loop height, the critical loop bendings would occur at the bonded ball neck region which is subjected to the high energy effects during EFO sparking, this could result in regional peeling-off of the insulation coating on the wire due to the partial breaking down or weakening of the insulation layer and bending stresses incurred at the ball neck region. Thicker insulation coating may complicate ULL applications further as this would mean sharp bending through thicker coating material with little ductility. Uneven wire surface contact with the capillary internal walls also sets in and thus resulted in the regional insulation material peeling as illustrated in the paper. Various loop profiles were also studied to assess for any improvements to the ULL application. Another challenging application of insulated wire would be in conventional stitch bond on bump process. The bumped ball smoothing action could result in excessive accumulation of insulation material at the capillary tip, thus causing fast-clogging of the capillary which means an increase in the production costs due to a shorter capillary life-span. This is even so when the insulation coating layer gets thicker. At the same time, insulation material residue that was left on the bumped ball surface prior to the 2nd bond adhesion could result in poor bondability and workability of the stitch bond on bump process. Besides, the flexibility of the insulated wire which enables the criss-crossing wire layout has been fully adopted into a universal substrate concept for the ball grid array (BGA) packaging. The idea is to use one standard substrate design and caters to multiple devices / products. In this case, insulated wire bonds are assigned freely as device specific trace routings in substrates are not required. This idea able to reduce substrate design cycles and at the same time lowers the substrate unit cost. The development performed by NXP with the use of insulated wire has demonstrated good wire bond process feasibility without any major process issue. In summary, the development on various wire bond technologies with insulated wire has widen the application of insulated wire. Detailed wire bond process optimization and characterization successfully improve the feasibility of new insulated wire bond technology. This indicates another great leap in the insulated wire bond application.
AbstractList With the success of developing insulated wire bond recipe in the conventional wire bond process for ball grid array (BGA) and quad flat package (QFP). The development of insulated wire bond process is moving further to explore into other areas of bonding applications with potential challenges on insulated Au-Flash PdCu wire. At the same time, the characterization process was perform on the insulation coating thickness in order to establish an optimize insulation thickness. The thickness of the insulation layer becomes more critical when it apply into wider areas of bonding applications. In fine pitch and critical wire bond process, any variations to either the insulation coating layer itself or the bonding processes used could affect the overall stability and bondability of insulation wire. Series of assessments were performed to assess the performance of various insulation thicknesses in terms of wire bondability, electrical insulation and wire bond quality. Eventually, a new insulation thickness window in terms of break down voltage (BDV) was established that able to fulfill all the requirements. One critical potential area of study for insulated wire would be in Ultra-Low-Loop (ULL) application down to 2mils loop height. Since at such low loop height, the critical loop bendings would occur at the bonded ball neck region which is subjected to the high energy effects during EFO sparking, this could result in regional peeling-off of the insulation coating on the wire due to the partial breaking down or weakening of the insulation layer and bending stresses incurred at the ball neck region. Thicker insulation coating may complicate ULL applications further as this would mean sharp bending through thicker coating material with little ductility. Uneven wire surface contact with the capillary internal walls also sets in and thus resulted in the regional insulation material peeling as illustrated in the paper. Various loop profiles were also studied to assess for any improvements to the ULL application. Another challenging application of insulated wire would be in conventional stitch bond on bump process. The bumped ball smoothing action could result in excessive accumulation of insulation material at the capillary tip, thus causing fast-clogging of the capillary which means an increase in the production costs due to a shorter capillary life-span. This is even so when the insulation coating layer gets thicker. At the same time, insulation material residue that was left on the bumped ball surface prior to the 2nd bond adhesion could result in poor bondability and workability of the stitch bond on bump process. Besides, the flexibility of the insulated wire which enables the criss-crossing wire layout has been fully adopted into a universal substrate concept for the ball grid array (BGA) packaging. The idea is to use one standard substrate design and caters to multiple devices / products. In this case, insulated wire bonds are assigned freely as device specific trace routings in substrates are not required. This idea able to reduce substrate design cycles and at the same time lowers the substrate unit cost. The development performed by NXP with the use of insulated wire has demonstrated good wire bond process feasibility without any major process issue. In summary, the development on various wire bond technologies with insulated wire has widen the application of insulated wire. Detailed wire bond process optimization and characterization successfully improve the feasibility of new insulated wire bond technology. This indicates another great leap in the insulated wire bond application.
Author Zhang Xi
Loh Wan Yee
Su Dan
Siong Chin Teck
Tan Lan Chu
Tok Chee Wei
Eu Poh Leng
Author_xml – sequence: 1
  surname: Siong Chin Teck
  fullname: Siong Chin Teck
  email: chin.siong@nxp.com
  organization: Freescale Semicond., Petaling Jaya, Malaysia
– sequence: 2
  surname: Eu Poh Leng
  fullname: Eu Poh Leng
  organization: Freescale Semicond., Petaling Jaya, Malaysia
– sequence: 3
  surname: Tan Lan Chu
  fullname: Tan Lan Chu
  organization: Freescale Semicond., Petaling Jaya, Malaysia
– sequence: 4
  surname: Zhang Xi
  fullname: Zhang Xi
  organization: Heraeus Mater. Singapore Pte Ltd., Singapore, Singapore
– sequence: 5
  surname: Loh Wan Yee
  fullname: Loh Wan Yee
  organization: Heraeus Mater. Singapore Pte Ltd., Singapore, Singapore
– sequence: 6
  surname: Su Dan
  fullname: Su Dan
  organization: Heraeus Mater. Singapore Pte Ltd., Singapore, Singapore
– sequence: 7
  surname: Tok Chee Wei
  fullname: Tok Chee Wei
  email: cheewei.tok@heraeus.com
  organization: Heraeus Mater. Singapore Pte Ltd., Singapore, Singapore
BookMark eNotj71OwzAYRY0EA5Q-AGLxCyT4N47HqmqhUhEMYa4c53NjyTiRnQjB01NKp6sznCPdO3QdhwgIPVBSUkr0027z2pSM0KpUqqJa0iu01KqmkmjCheDqFkHTAx7TYCFnbHuTjJ0g-R8z-SHiwWEf8xzMBB1ezcU2mNzj9249YzckPJ3ckxMCxKOPR_zlE-B2iN0fmHEM3p47-R7dOBMyLC-7QB_bTbN-KfZvz7v1al94quRUSGqdUzVvna442I4LXhnh6ooySkBzVxsntRDQ1qRliknOXKecaoFRJiXhC_T43_UAcBiT_zTp-3A5z38BL3ZUOg
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/IEMT.2016.7761951
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Xplore Digital Library
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9781509034437
1509034439
EndPage 6
ExternalDocumentID 7761951
Genre orig-research
GroupedDBID 6IE
6IH
CBEJK
RIE
RIO
ID FETCH-LOGICAL-i175t-51cff783bf963ecd3436a4f861210e93f8af5944eb80b272532fd7f7be2125503
IEDL.DBID RIE
IngestDate Thu Jun 29 18:38:03 EDT 2023
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i175t-51cff783bf963ecd3436a4f861210e93f8af5944eb80b272532fd7f7be2125503
PageCount 6
ParticipantIDs ieee_primary_7761951
PublicationCentury 2000
PublicationDate 2016-Sept.
PublicationDateYYYYMMDD 2016-09-01
PublicationDate_xml – month: 09
  year: 2016
  text: 2016-Sept.
PublicationDecade 2010
PublicationTitle 2016 IEEE 37th International Electronics Manufacturing Technology (IEMT) & 18th Electronics Materials and Packaging (EMAP) Conference
PublicationTitleAbbrev IEMT
PublicationYear 2016
Publisher IEEE
Publisher_xml – name: IEEE
Score 1.654466
Snippet With the success of developing insulated wire bond recipe in the conventional wire bond process for ball grid array (BGA) and quad flat package (QFP). The...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Bonding
Coatings
Insulation
Neck
Optimization
Surface treatment
Wires
Title The process characterization of insulated Au-Flash PdCu for the challenging wire bonding applications
URI https://ieeexplore.ieee.org/document/7761951
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV09a8MwEBVppk5tSUq_0dCxchxLsqSxhIS0kJIhgWzB-qKlEIdiL_31Pcmu-0GHbsZYttFh7p3vvXcI3ea8oLnhklgmDRQoOifKc0MKajSlQgCmDWrkxVM-X7PHDd_00F2nhXHORfKZS8Jh7OXb0tThV9lIhJo76KUPZJo1Wq22UTlO1ehhulgFrlaetNf9GJgS88XsCC0-n9TQRF6TutKJef9lwvjfVzlGwy9lHl52OecE9dxugBzEGu8bxj82nQNzI7DEpceRcA6g0uL7mswALz_jpZ3UGAArBgAY1sSJKnBLHLyLsS6j2AV_b28P0Xo2XU3mpB2fQF4AE1SEj433QlLt4SNzxlJG84J5GT3DnKJeFp4rxpyWqc5ExmnmrfBCO0hnULjQU9TflTt3hrD3RrGC54oLyjJtFdTUxru00ADQIb7naBC2aLtvHDK27e5c_H36Eh2GMDVMrSvUr95qdw2pvdI3MaYfo2WnHA
link.rule.ids 310,311,786,790,795,796,802,27956,55107
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1NS8NAEF1KPehJpRW_3YNHN02zu9nkKKWl1ab00EJvJfuFIjSlJBd_vbObWD_w4C2EbBJ2CPMm894bhO5jntNY8YRoligoUGRMUssVyamSlAoBmNapkbNZPF6ypxVftdDDXgtjjPHkMxO4Q9_L14Wq3K-ynnA1t9NLH0CeD0Wt1mpalf0w7U2G2cKxteKgufLHyBSfMUbHKPt8Vk0UeQuqUgbq_ZcN439f5gR1v7R5eL7POqeoZTYdZCDaeFtz_rHaezDXEktcWOwp5wArNX6syAgQ8wue60GFAbJigIBujZ-pArfEzr0Yy8LLXfD3BncXLUfDxWBMmgEK5BVQQUl4X1krEiotfGZGacponDObeNcwk1Kb5JanjBmZhDISEaeR1cIKaSChQelCz1B7U2zMOcLWqpTlPE65oCySOoWqWlkT5hIgOkT4AnXcFq23tUfGutmdy79P36HD8SKbrqeT2fMVOnIhq3lb16hd7ipzA4m-lLc-vh-cnapw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2016+IEEE+37th+International+Electronics+Manufacturing+Technology+%28IEMT%29+%26+18th+Electronics+Materials+and+Packaging+%28EMAP%29+Conference&rft.atitle=The+process+characterization+of+insulated+Au-Flash+PdCu+for+the+challenging+wire+bonding+applications&rft.au=Siong+Chin+Teck&rft.au=Eu+Poh+Leng&rft.au=Tan+Lan+Chu&rft.au=Zhang+Xi&rft.date=2016-09-01&rft.pub=IEEE&rft.spage=1&rft.epage=6&rft_id=info:doi/10.1109%2FIEMT.2016.7761951&rft.externalDocID=7761951