Parallelism Analysis of Prominent Desktop Applications: An 18- Year Perspective

Improvements in clock speed and exploitation of Instruction-Level Parallelism (ILP) hit a roadblock during mid-2000s. This, coupled with the demise of Dennard scaling, led to the rise of multi-core machines. Today, multi-core processors are ubiquitous and architects have moved to specialization to w...

Full description

Saved in:
Bibliographic Details
Published in2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) pp. 202 - 211
Main Authors Feng, Siying, Pal, Subhankar, Yang, Yichen, Dreslinski, Ronald G.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.03.2019
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Improvements in clock speed and exploitation of Instruction-Level Parallelism (ILP) hit a roadblock during mid-2000s. This, coupled with the demise of Dennard scaling, led to the rise of multi-core machines. Today, multi-core processors are ubiquitous and architects have moved to specialization to work around the walls hit by single-core performance and chip Thermal Design Power (TDP). The pressure of innovation in the aftermath of Dennard scaling is shifting to software developers, who are required to write programs that make the most effective use of underlying hardware. This work presents quantitative and qualitative analyses of how software has evolved to reap the benefits of multi-core and heterogeneous computers, compared to state-of-the-art systems in 2000 and 2010. We study a wide spectrum of commonly-used applications on a state-of-the-art desktop machine and analyze two important metrics, Thread-Level Parallelism (TLP) and GPU utilization. We compare the results to prior work over the last two decades, which state that 2-3 CPU cores are sufficient for most applications and that the GPU is usually under-utilized. Our analyses show that the harnessed parallelism has improved and emerging workloads show good utilization of hardware resources. The average TLP across the applications we study is 3.1, with most applications attaining the maximum instantaneous TLP of 12 during execution. The GPU is over-provisioned for most applications, but workloads such as cryptocurrency mining utilize it to the fullest. Overall, we conclude that the effectiveness of software in utilizing the underlying hardware has improved, but still has scope for optimizations.
AbstractList Improvements in clock speed and exploitation of Instruction-Level Parallelism (ILP) hit a roadblock during mid-2000s. This, coupled with the demise of Dennard scaling, led to the rise of multi-core machines. Today, multi-core processors are ubiquitous and architects have moved to specialization to work around the walls hit by single-core performance and chip Thermal Design Power (TDP). The pressure of innovation in the aftermath of Dennard scaling is shifting to software developers, who are required to write programs that make the most effective use of underlying hardware. This work presents quantitative and qualitative analyses of how software has evolved to reap the benefits of multi-core and heterogeneous computers, compared to state-of-the-art systems in 2000 and 2010. We study a wide spectrum of commonly-used applications on a state-of-the-art desktop machine and analyze two important metrics, Thread-Level Parallelism (TLP) and GPU utilization. We compare the results to prior work over the last two decades, which state that 2-3 CPU cores are sufficient for most applications and that the GPU is usually under-utilized. Our analyses show that the harnessed parallelism has improved and emerging workloads show good utilization of hardware resources. The average TLP across the applications we study is 3.1, with most applications attaining the maximum instantaneous TLP of 12 during execution. The GPU is over-provisioned for most applications, but workloads such as cryptocurrency mining utilize it to the fullest. Overall, we conclude that the effectiveness of software in utilizing the underlying hardware has improved, but still has scope for optimizations.
Author Yang, Yichen
Feng, Siying
Pal, Subhankar
Dreslinski, Ronald G.
Author_xml – sequence: 1
  givenname: Siying
  surname: Feng
  fullname: Feng, Siying
  organization: University of Michigan, Ann Arbor, MI, USA
– sequence: 2
  givenname: Subhankar
  surname: Pal
  fullname: Pal, Subhankar
  organization: University of Michigan, Ann Arbor, MI, USA
– sequence: 3
  givenname: Yichen
  surname: Yang
  fullname: Yang, Yichen
  organization: University of Michigan, Ann Arbor, MI, USA
– sequence: 4
  givenname: Ronald G.
  surname: Dreslinski
  fullname: Dreslinski, Ronald G.
  organization: University of Michigan, Ann Arbor, MI, USA
BookMark eNotzMtKxDAUgOEIutBxHkDc5AU65uQed2W8DQxMobpwNaSZUwi2aUmKMG-voKt_8_HfkMs0JSTkDtgGgLmHXdvUbbvhDNyGMSbEBVk7Y8FwC8xIza_JofHZDwMOsYy0Tn44l1jo1NMmT2NMmBb6hOVrmWZaz_MQg1_ilMrjr6VgK_qJPtMGc5kxLPEbb8lV74eC6_-uyMfL8_v2rdofXnfbel9FMGqp4KQFFxA6F5RGH2Qw2grpemYNagmKnZD30kmmhFVBMOCdd07YjjvXCS1W5P7vGxHxOOc4-nw-Wu2U1kr8AI8tSpU
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ISPASS.2019.00033
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9781728107462
1728107466
EndPage 211
ExternalDocumentID 8695665
Genre orig-research
GroupedDBID 6IE
6IL
CBEJK
RIE
RIL
ID FETCH-LOGICAL-i175t-1d63231cb9c56eac4c768349f087e64150de2f49405385c3012ba9938b299b363
IEDL.DBID RIE
IngestDate Wed Jun 26 19:28:09 EDT 2024
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i175t-1d63231cb9c56eac4c768349f087e64150de2f49405385c3012ba9938b299b363
PageCount 10
ParticipantIDs ieee_primary_8695665
PublicationCentury 2000
PublicationDate 2019-March
PublicationDateYYYYMMDD 2019-03-01
PublicationDate_xml – month: 03
  year: 2019
  text: 2019-March
PublicationDecade 2010
PublicationTitle 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)
PublicationTitleAbbrev ISPASS
PublicationYear 2019
Publisher IEEE
Publisher_xml – name: IEEE
Score 1.7711048
Snippet Improvements in clock speed and exploitation of Instruction-Level Parallelism (ILP) hit a roadblock during mid-2000s. This, coupled with the demise of Dennard...
SourceID ieee
SourceType Publisher
StartPage 202
SubjectTerms Benchmark testing
Benchmarking
Characterization
Cryptocurrency
Cryptocurrency Mining
Desktop Applications
Games
GPU utilization
Graphics processing units
Hardware
Multi-Core
Parallel processing
Thread-Level Parallelism
Virtual Reality
Title Parallelism Analysis of Prominent Desktop Applications: An 18- Year Perspective
URI https://ieeexplore.ieee.org/document/8695665
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PS8MwFH5sO3lS2cTf5ODRbGmTpqm3IY4pqIU5mKfRpCmMaTtmd_Gv96XdL8SDtxJSGl4Svvf6vvc9gBtrrVB-YijTgU9FEkgahZGhyoQ64YjY1lZsixc5HIunSTBpwO22FgZfrshntuseq1x-WpiV-1XWUxK9eRk0oamYX9dqrROVHot6j6O4Pxo5tpaToGSuFe5ew5QKLwaH8Lz5Uk0TmXdXpe6a718ijP9dyhF0dpV5JN5izjE0bN6G1zhZupYoH7OvT7JRGSFF5mZ-oheZlwTDy3lZLEh_L199h3OJpyh5x9NO4l3VZQfGg4e3-yFdN0qgM0T_knqp5OinGR0ZNG5ihMEggosoYyq0EiGapdbPRITOGVeBwTvt6wQdE6URjDSX_ARaeZHbUyBMY0iVpoYHIhUKL6fmTtQvC4PQeorJM2g7Y0wXtRbGdG2H87-HL-DAbUfN2bqEVrlc2SsE8VJfV7v3A1LrnSE
link.rule.ids 310,311,786,790,795,796,802,27958,55109
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PT8IwFG4QD3pSA8bf9uDRQlm7rvNGjAQUcAmQ4ImsXZcQZCM4Lv71vm78ivHgbVvabHlt8723973vIfRgjOHSCTWhynUID11BfM_XRGpPhQwQ25icbdEX7RF_HbvjEnrc1sLA5Jx8Zmr2Ms_lR6le2V9ldSnAmxfuAToEnKd-Ua21TlXCfb0zCJqDgeVrWRFKapvh7rVMyRGjdYJ6m3cVRJFZbZWpmv7-JcP43485RdVdbR4OtqhzhkomqaD3IFzapiif06853uiM4DS2I-fgRyYZhgBzlqUL3NzLWD_BWNyQBH_AfsfBru6yikatl-Fzm6xbJZAp4H9GGpFg4Klp5Wswb6i5hjCCcT-m0jMCQJpGxom5D-4Zk66GU-2oEFwTqQCOFBPsHJWTNDEXCFMFQVUUaebyiEs4nopZWb_Ycz3TkFRcooo1xmRRqGFM1na4-vvxPTpqD3vdSbfTf7tGx3ZpCgbXDSpny5W5BUjP1F2-kj_P0qB3
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2019+IEEE+International+Symposium+on+Performance+Analysis+of+Systems+and+Software+%28ISPASS%29&rft.atitle=Parallelism+Analysis+of+Prominent+Desktop+Applications%3A+An+18-+Year+Perspective&rft.au=Feng%2C+Siying&rft.au=Pal%2C+Subhankar&rft.au=Yang%2C+Yichen&rft.au=Dreslinski%2C+Ronald+G.&rft.date=2019-03-01&rft.pub=IEEE&rft.spage=202&rft.epage=211&rft_id=info:doi/10.1109%2FISPASS.2019.00033&rft.externalDocID=8695665