Technology and reliability issues of multilevel interconnects in bipolar, BiCMOS and CMOS VLSIC/ULSICs
It is argued that multilevel metallizations are the key to achieving bipolar, CMOS and BiCMOS VLSI/ULSICs with superior performance and higher packing density. It is also concluded that Al-based multilevel metallizations with SiO/sub 2/ as the interlevel dielectric (ILD) are going to remain the most...
Saved in:
Published in | 1993 Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting pp. 12 - 19 |
---|---|
Main Authors | , , , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
1993
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | It is argued that multilevel metallizations are the key to achieving bipolar, CMOS and BiCMOS VLSI/ULSICs with superior performance and higher packing density. It is also concluded that Al-based multilevel metallizations with SiO/sub 2/ as the interlevel dielectric (ILD) are going to remain the most widely used VLSI/ULSI technology. The fundamental properties and limitations of multilevel metallizations are summarized, and solutions developed for many of the limitations are noted. |
---|---|
AbstractList | It is argued that multilevel metallizations are the key to achieving bipolar, CMOS and BiCMOS VLSI/ULSICs with superior performance and higher packing density. It is also concluded that Al-based multilevel metallizations with SiO/sub 2/ as the interlevel dielectric (ILD) are going to remain the most widely used VLSI/ULSI technology. The fundamental properties and limitations of multilevel metallizations are summarized, and solutions developed for many of the limitations are noted. |
Author | Ramkumar Bourgeois Ghosh Saxena |
Author_xml | – sequence: 1 surname: Saxena fullname: Saxena organization: Int. Sci. Co., Ballston Lake, NY, USA – sequence: 2 surname: Ramkumar fullname: Ramkumar – sequence: 3 surname: Ghosh fullname: Ghosh – sequence: 4 surname: Bourgeois fullname: Bourgeois |
BookMark | eNotUNtKw0AUXFBBW_sB-rQfYNO9Jdl9tMFqIBKhrfhWNslZXdluSjYV8vfG1nmYMwPDwJkJuvStB4TuKIkoJWqxzN_KIqJK8SihqYjlBZqQVBJOOU0-rtEshG8yIo4lYeQGmQ3UX7517eeAtW9wB87qyjrbD9iGcISAW4P3R9dbBz_gsPU9dHXrPdR9GB2u7KF1unvAS5u9lutTy0m8F-s8W2z_ONyiK6NdgNn_naLt6mmTvcyL8jnPHou5pSnr59xUqmYxqEYq3SRCcyEFVI0hTVVJkRqhCQPCmJFszFGhJBd1nLDxXyKI4FN0f-61ALA7dHavu2F3XoL_AsvDVWA |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/BIPOL.1993.617458 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library Online IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library Online url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
EndPage | 19 |
ExternalDocumentID | 617458 |
GroupedDBID | 6IE 6IK 6IL AAJGR ACGHX ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK IERZE OCL RIE RIL |
ID | FETCH-LOGICAL-i172t-3fb9c25e9d89ad64a3484ebdf0dbb847f4a02e022f82c25149834c56299304043 |
IEDL.DBID | RIE |
ISBN | 078031316X 9780780313163 |
IngestDate | Wed Jun 26 19:25:26 EDT 2024 |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i172t-3fb9c25e9d89ad64a3484ebdf0dbb847f4a02e022f82c25149834c56299304043 |
PageCount | 8 |
ParticipantIDs | ieee_primary_617458 |
PublicationCentury | 1900 |
PublicationDate | 19930000 |
PublicationDateYYYYMMDD | 1993-01-01 |
PublicationDate_xml | – year: 1993 text: 19930000 |
PublicationDecade | 1990 |
PublicationTitle | 1993 Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting |
PublicationTitleAbbrev | BIPOL |
PublicationYear | 1993 |
Publisher | IEEE |
Publisher_xml | – name: IEEE |
SSID | ssj0000558020 |
Score | 1.2397943 |
Snippet | It is argued that multilevel metallizations are the key to achieving bipolar, CMOS and BiCMOS VLSI/ULSICs with superior performance and higher packing density.... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 12 |
SubjectTerms | Aluminum integrated circuit conductors |
Title | Technology and reliability issues of multilevel interconnects in bipolar, BiCMOS and CMOS VLSIC/ULSICs |
URI | https://ieeexplore.ieee.org/document/617458 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07b8IwELYKU6e-qPqWh45NCHEezgoqggoKEqViQ7ZjS1FRQCQM7a_vncNDrTp0iewosqJzlLvv7rvPhDwaBj5LMOnEXAgsMwr4DxoJUEWguohikcHUwPA16k2Dl1k42-ps214YrbUln2kXh7aWny7VBlNlTfC2QchrpBYnSdWqtU-neGHIIfKxwJyjHmEr2unr7OZsW9RseUmz3R-PBtipx9xq0R-Hq1jf0j2pmrYLK0mIlJIPd1NKV339Emz852ufksahiY-O9-7pjBzp_IKYQyqdijyla73IKqXuT2q3oKBLQy3LcIF0IopyEmuFbBhVFjCjMlshGn6i7awzHE3sKnbwPpj0O80pXosGmXaf3zo9Z3vUgpNBBFM6zMhE-aFOUp6INAoEC3igZWq8VEpwYCYQnq_B3xvuw3MAqzgLFMROYEEPBXouST1f5vqK0MhKiAGwFBKgnZLCi2MZJYn0hafgk7km52ii-apS05hX1rn58-4tOa4IhpjyuCP1cr3R9xAElPLBbv83whKtBg |
link.rule.ids | 310,311,783,787,792,793,799,4057,4058,27937,55086 |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1JT8JAFJ4oHvTkhnF3Dh5tKd2YXiES0LIkgOFGZqYzSSMphJaD_nrfmwJG48FLM9M0k-Z10u99b_mGkEftAWZxT1gNxjmmGTn8B7UAqsJRXUR6ocbQQK8fdib-yzSYbnS2TS-MUsoUnykbhyaXnyzkGkNlNUBbP2D75ADcahaWzVq7gIoTBAx8H0PNGSoS1sOtws527m3SmnUnqjW7w0GMvXqeXS7743gVgy7t47JtOzeihFhU8m6vC2HLz1-Sjf988RNS_W7jo8MdQJ2SPZWdE_0dTKc8S-hKzdNSq_uDmo-Q04Wmps5wjgVFFAUlVhLrYWSRw4yKdIl8-Ik201ZvMDKrmMFbPOq2ahO85lUyaT-PWx1rc9iClYIPU1ieFpF0AxUlLOJJ6HPPZ74SiXYSIQDCtM8dVwHia-bCc0CsmOdL8J7Agg5K9FyQSrbI1CWhoRERA2rJBZA7KbjTaIgwioTLHQmb5oqcoYlmy1JPY1Za5_rPuw_ksDPuxbO423-9IUdluSEGQG5JpVit1R24BIW4N1vhCwCysFE |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=1993+Proceedings+of+IEEE+Bipolar%2FBiCMOS+Circuits+and+Technology+Meeting&rft.atitle=Technology+and+reliability+issues+of+multilevel+interconnects+in+bipolar%2C+BiCMOS+and+CMOS+VLSIC%2FULSICs&rft.au=Saxena&rft.au=Ramkumar&rft.au=Ghosh&rft.au=Bourgeois&rft.date=1993-01-01&rft.pub=IEEE&rft.isbn=9780780313163&rft.spage=12&rft.epage=19&rft_id=info:doi/10.1109%2FBIPOL.1993.617458&rft.externalDocID=617458 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780780313163/lc.gif&client=summon&freeimage=true |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780780313163/mc.gif&client=summon&freeimage=true |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9780780313163/sc.gif&client=summon&freeimage=true |