Speculative synchronization for coherence-free embedded NUMA architectures

High-end embedded systems, like their general-purpose counterparts, are turning to many-core cluster-based shared-memory architectures that provide a shared memory abstraction subject to non-uniform memory access (NUMA) costs. In order to keep the cores and memory hierarchy simple, many-core embedde...

Full description

Saved in:
Bibliographic Details
Published in2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV) pp. 99 - 106
Main Authors Papagiannopoulou, Dimitra, Moreshet, Tali, Marongiu, Andrea, Benini, Luca, Herlihy, Maurice, Iris Bahar, R.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.07.2014
Subjects
Online AccessGet full text
DOI10.1109/SAMOS.2014.6893200

Cover

Loading…
Abstract High-end embedded systems, like their general-purpose counterparts, are turning to many-core cluster-based shared-memory architectures that provide a shared memory abstraction subject to non-uniform memory access (NUMA) costs. In order to keep the cores and memory hierarchy simple, many-core embedded systems tend to employ simple, scratchpad-like memories, rather than hardware managed caches that require some form of cache coherence management. These "coherence-free" systems still require some means to synchronize memory accesses and guarantee memory consistency. Conventional lock-based approaches may be employed to accomplish the synchronization, but may lead to both useability and performance issues. Instead, speculative synchronization, such as hardware transactional memory, may be a more attractive approach. However, hardware speculative techniques traditionally rely on the underlying cache-coherence protocol to synchronize memory accesses among the cores. The lack of a cache-coherence protocol adds new challenges in the design of hardware speculative support. In this paper, we present a new scheme for hardware transactional memory support within a cluster-based NUMA system that lacks an underlying cache-coherence protocol. To the best of our knowledge, this is the first design for speculative synchronization for this type of architecture. Through a set of benchmark experiments using our simulation platform, we show that our design can achieve significant performance improvements over traditional lock-based schemes.
AbstractList High-end embedded systems, like their general-purpose counterparts, are turning to many-core cluster-based shared-memory architectures that provide a shared memory abstraction subject to non-uniform memory access (NUMA) costs. In order to keep the cores and memory hierarchy simple, many-core embedded systems tend to employ simple, scratchpad-like memories, rather than hardware managed caches that require some form of cache coherence management. These "coherence-free" systems still require some means to synchronize memory accesses and guarantee memory consistency. Conventional lock-based approaches may be employed to accomplish the synchronization, but may lead to both useability and performance issues. Instead, speculative synchronization, such as hardware transactional memory, may be a more attractive approach. However, hardware speculative techniques traditionally rely on the underlying cache-coherence protocol to synchronize memory accesses among the cores. The lack of a cache-coherence protocol adds new challenges in the design of hardware speculative support. In this paper, we present a new scheme for hardware transactional memory support within a cluster-based NUMA system that lacks an underlying cache-coherence protocol. To the best of our knowledge, this is the first design for speculative synchronization for this type of architecture. Through a set of benchmark experiments using our simulation platform, we show that our design can achieve significant performance improvements over traditional lock-based schemes.
Author Moreshet, Tali
Marongiu, Andrea
Herlihy, Maurice
Papagiannopoulou, Dimitra
Iris Bahar, R.
Benini, Luca
Author_xml – sequence: 1
  givenname: Dimitra
  surname: Papagiannopoulou
  fullname: Papagiannopoulou, Dimitra
  email: dimitra_papagiannopoulou@brown.edu
  organization: Sch. of Eng., Brown Univ., Providence, RI, USA
– sequence: 2
  givenname: Tali
  surname: Moreshet
  fullname: Moreshet, Tali
  email: tali@swarthmore.edu
  organization: Dept. of Eng., Swarthmore Coll., Swarthmore, PA, USA
– sequence: 3
  givenname: Andrea
  surname: Marongiu
  fullname: Marongiu, Andrea
  email: mandrea@iis.ee.ethz.ch
  organization: Dept. of Eng., ETH Zurich, Zurich, Switzerland
– sequence: 4
  givenname: Luca
  surname: Benini
  fullname: Benini, Luca
  email: lbenini@iis.ee.ethz.ch
  organization: Dept. of Eng., ETH Zurich, Zurich, Switzerland
– sequence: 5
  givenname: Maurice
  surname: Herlihy
  fullname: Herlihy, Maurice
  email: mph@cs.brown.edu
  organization: Sch. of Eng., Brown Univ., Providence, RI, USA
– sequence: 6
  givenname: R.
  surname: Iris Bahar
  fullname: Iris Bahar, R.
  email: iris_bahar@brown.edu
  organization: Sch. of Eng., Brown Univ., Providence, RI, USA
BookMark eNotj71OwzAcB40EA5S-ACx-gQQ7trE9RhUfRS0dQucq-ednJVLrVE6KVJ4eJDqdbjnp7th1HCIYe5Ail1L4p6pcb6q8EFLnz86rQogrNvfWSW29V9YKe8s-qiPotK-n_ht8PEfq0hD7nz8fIg9D4jR0SIiELCSA49CgbdHyz-265HWirp9A0ylhvGc3od6PmF84Y9vXl6_Fe7bavC0X5SrrpdIiU940TpmaWoAa5byHgmldIKMN2cbJoiEDOB1AXgeC0dJa64tGBRcKNWOP_90ewO6Y-kOdzrvLofoFS7RL7Q
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/SAMOS.2014.6893200
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE/IET Electronic Library
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9781479937707
1479937703
EndPage 106
ExternalDocumentID 6893200
Genre orig-research
GroupedDBID 6IE
6IL
CBEJK
RIE
RIL
ID FETCH-LOGICAL-i1340-395b835acdeecb3899e3e5d8fc545c7b812bc5ee84fec94fce54177792b3f8f23
IEDL.DBID RIE
IngestDate Thu Jun 29 18:36:17 EDT 2023
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i1340-395b835acdeecb3899e3e5d8fc545c7b812bc5ee84fec94fce54177792b3f8f23
OpenAccessLink http://hdl.handle.net/11380/1171933
PageCount 8
ParticipantIDs ieee_primary_6893200
PublicationCentury 2000
PublicationDate 2014-July
PublicationDateYYYYMMDD 2014-07-01
PublicationDate_xml – month: 07
  year: 2014
  text: 2014-July
PublicationDecade 2010
PublicationTitle 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)
PublicationTitleAbbrev SAMOS
PublicationYear 2014
Publisher IEEE
Publisher_xml – name: IEEE
Score 1.5671301
Snippet High-end embedded systems, like their general-purpose counterparts, are turning to many-core cluster-based shared-memory architectures that provide a shared...
SourceID ieee
SourceType Publisher
StartPage 99
SubjectTerms Computational modeling
Computer architecture
Embedded systems
Hardware
Program processors
Protocols
Synchronization
Title Speculative synchronization for coherence-free embedded NUMA architectures
URI https://ieeexplore.ieee.org/document/6893200
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LS8NAEB7anjyptOKbPXg0aR67SfZYxFIKqUIt9FaykwmKmEofgv56Z5O2PvDgbQmbZJlJ9vt2d74ZgKsg85B_wNDRUcILFJLoZOQnTp4UPpnYzxDt1kA6igYTOZyqaQOud1oYIqqCz8i1zeosP5_j2m6VdSMGV_ZqE5r8mdVara0OxtPdcS-9G9tgLeluOv6omFIBRn8f0u2r6jiRZ3e9Mi5-_MrC-N-xHEDnS5on7negcwgNKtswtFXkqzpcbySW7yVWGW9rgaVgVipw_ljf6xQLIkEvhnjCycVokvbE97OEZQcm_duHm4GzKZLgPPmh5DlUK8MsKsOcCI3NlkchKTY1MjfC2DCAG1REiSwItSyQlPTjONaBCYukCMIjaJXzko5BMNkulEeodISSmOfkKsBIZ5H0Qn5AfAJta4fZa50HY7Yxwenfl89gz_qiDm09h9ZqsaYLBvCVuaw89wk7YZ6p
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LT8MwDLbGOMAJ0IZ4kwNH2rVr0sdxQkxjrANpm7Tb1LiuQIgO7YEEvx6n3XiJA7coyku2ks9J_NkAF83EQd6AnhX5IV9QSKKVkBtaaZi5pAM3QTRPA3Hf74xkd6zGFbj85MIQUeF8RrYpFn_56RSX5qms4TO4slY3YJNxX6qSrbVmwjhRY9CK7wbGXUvaq6Y_cqYUkNHegXg9Wekp8mQvF9rG919xGP-7ml2of5HzxP0n7OxBhfIadE0e-SIT1yuJ-VuORczbkmIp2C4VOH0o-1rZjEjQsyY-clLRH8Ut8f03YV6HUft6eNWxVmkSrEfXk3yKRkqzHZVgSoTaxMsjjxQLG1lGGGiGcI2KKJQZYSQzJCXdIAiipvayMGt6-1DNpzkdgGBzO1MOoYp8lMSWTqqa6EeJLx2PBwgOoWbkMHkpI2FMViI4-rv6HLY6w7g36d30b49h2-ildHQ9gepitqRThvOFPiu0-AG4kKH2
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2014+International+Conference+on+Embedded+Computer+Systems%3A+Architectures%2C+Modeling%2C+and+Simulation+%28SAMOS+XIV%29&rft.atitle=Speculative+synchronization+for+coherence-free+embedded+NUMA+architectures&rft.au=Papagiannopoulou%2C+Dimitra&rft.au=Moreshet%2C+Tali&rft.au=Marongiu%2C+Andrea&rft.au=Benini%2C+Luca&rft.date=2014-07-01&rft.pub=IEEE&rft.spage=99&rft.epage=106&rft_id=info:doi/10.1109%2FSAMOS.2014.6893200&rft.externalDocID=6893200