The Road to Widely Deploying Processing-in-Memory: Challenges and Opportunities

Processing-in-memory (PIM) refers to a computing paradigm where some or all of the computation for an ap-plication is moved closer to where the data resides (e.g., in main memory). While PIM has been the subject of ongoing research since the 1970s [8], [11], [17], [19], [26], 2[8], [29], [33], it ha...

Full description

Saved in:
Bibliographic Details
Published inProceedings / IEEE Computer Society Annual Symposium on VLSI pp. 259 - 260
Main Author Ghose, Saugata
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.07.2022
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Processing-in-memory (PIM) refers to a computing paradigm where some or all of the computation for an ap-plication is moved closer to where the data resides (e.g., in main memory). While PIM has been the subject of ongoing research since the 1970s [8], [11], [17], [19], [26], 2[8], [29], [33], it has experienced a resurgence in the last decade due to (1) the pressing need to reduce the energy and latency overheads associated with data movement between the CPU and memory in conventional systems [6], [18], and (2) recent innovations in memory technologies that can enable PIM integration (e.g., [13]-[16], [20], [21], [24], [31]). Recently-released products and prototypes, ranging from programmable near-memory pro-cessing units [7], [36] to custom near-bank accelerators for machine learning [22], [23], [30] and analog compute support within memory arrays [9], [27], have demonstrated the viability of manufacturing PIM architectures.
AbstractList Processing-in-memory (PIM) refers to a computing paradigm where some or all of the computation for an ap-plication is moved closer to where the data resides (e.g., in main memory). While PIM has been the subject of ongoing research since the 1970s [8], [11], [17], [19], [26], 2[8], [29], [33], it has experienced a resurgence in the last decade due to (1) the pressing need to reduce the energy and latency overheads associated with data movement between the CPU and memory in conventional systems [6], [18], and (2) recent innovations in memory technologies that can enable PIM integration (e.g., [13]-[16], [20], [21], [24], [31]). Recently-released products and prototypes, ranging from programmable near-memory pro-cessing units [7], [36] to custom near-bank accelerators for machine learning [22], [23], [30] and analog compute support within memory arrays [9], [27], have demonstrated the viability of manufacturing PIM architectures.
Author Ghose, Saugata
Author_xml – sequence: 1
  givenname: Saugata
  surname: Ghose
  fullname: Ghose, Saugata
  organization: University of Illinois Urbana-Champaign
BookMark eNotjNFKwzAYhaMouE2fQJC8QOefpG0a72ROHUwqrujlSJO_W6RLSlMv-vYW9Oqc73xw5uTCB4-E3DFYMgbqfrP73O42WZqLbMmB8yUAZPKMzFmeT2s-wTmZcZapRKRSXpF5jN8AomApn5GyOiL9CNrSIdAvZ7Ed6RN2bRidP9D3PhiMcaqJ88kbnkI_PtDVUbct-gNGqr2lZdeFfvjxbnAYr8llo9uIN_-5INXzulq9JtvyZbN63CaOCTEkXNegrCmwkTUipLY2rAFTa6Y1MJWCMbbmwiIXJhVKy0JaOami4RJkIRbk9u_WIeK-691J9-NeKcYBpPgFnH1R_Q
CODEN IEEPAD
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ISVLSI54635.2022.00057
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 1665466057
9781665466059
EISSN 2159-3477
EndPage 260
ExternalDocumentID 9912007
Genre orig-research
GroupedDBID 29O
6IE
6IL
6IN
AAWTH
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
OCL
RIE
RIL
ID FETCH-LOGICAL-i133t-2ab09dc8ef7bee04dbc1f0cba1aa01940ccdb23de23c439a787d7aa08f270783
IEDL.DBID RIE
IngestDate Wed Aug 27 02:18:29 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i133t-2ab09dc8ef7bee04dbc1f0cba1aa01940ccdb23de23c439a787d7aa08f270783
PageCount 2
ParticipantIDs ieee_primary_9912007
PublicationCentury 2000
PublicationDate 2022-July
PublicationDateYYYYMMDD 2022-07-01
PublicationDate_xml – month: 07
  year: 2022
  text: 2022-July
PublicationDecade 2020
PublicationTitle Proceedings / IEEE Computer Society Annual Symposium on VLSI
PublicationTitleAbbrev ISVLSI
PublicationYear 2022
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0038142
Score 2.1878045
Snippet Processing-in-memory (PIM) refers to a computing paradigm where some or all of the computation for an ap-plication is moved closer to where the data resides...
SourceID ieee
SourceType Publisher
StartPage 259
SubjectTerms Computer architecture
hardware/software co design
Machine learning
Pressing
processing in memory
processing near memory
processing using memory
Prototypes
Roads
system integration
Technological innovation
Very large scale integration
Title The Road to Widely Deploying Processing-in-Memory: Challenges and Opportunities
URI https://ieeexplore.ieee.org/document/9912007
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07T8MwELZKJ1h4tIi3PDDiNnacNmEtVAVRimiBbpUfF6lCSipIhvLrOSdpeYiBzYotJTrnfN8l931HyLlGJ7KCx0wAOrkMZch0BySzYIQMIjCxdGzk4X1n8CRvp8G0Ri7WXBgAKIrPoOWGxb98m5rcfSprI5YpqeMbmLiVXK3VqYuBR4qKAcy9qH0zfr4b3zit9wCTQFGocgY_W6gUEaS_TYare5eFI6-tPNMt8_FLlvG_D7dDml9cPfqwjkK7pAbJHtn6JjPYICN8F-hjqizNUvridK2W9Apcp1-cphVVAIdsnrChq7xdXtLeqsnKO1WJpaOFw-l5UuivNsmkfz3pDVjVSIHNMQXNmFDai6wJIe5qAE9abXjsGa24UgjxpGeM1cK3IHyDAEWhE9suToWxcGJA_j6pJ2kCB4QqX0lcprvcRlIrpSIfza2Nj0DIcq4OScNZZrYopTJmlVGO_r58TDbd3pTVryeknr3lcIoxPtNnxeZ-AvUQqKg
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3LTsJAFJ0QXKgbH2B8OwuXDnSmU2jdogSUghFUdmReTYhJS7Rd4Nd7py34iAt3k06TNnd6e86095yL0KWEJNKMRoQZSHLuc5_IluFEG8W4FxgVcatGDoet3hO_m3rTCrpaa2GMMXnxmWnYYf4vXycqs5_KmsBlCun4BuC-Rwu11uq9C9DDWakBpk7Q7I-fB-O-dXv3YBvIcl9O72cTlRxDujsoXF29KB15bWSpbKiPX8aM_729XVT_UuvhhzUO7aGKiffR9jejwRoawdOAHxOhcZrgF-tstcQ3xvb6hWlcigVgSOYxCW3t7fIad1ZtVt6xiDUeLSxTz-LcgbWOJt3bSadHylYKZA6b0JQwIZ1AK99EbWmMw7VUNHKUFFQIIHncUUpL5mrDXAUURUAa6zZM-RGzdkDuAarGSWwOERau4HCabFMdcCmECFwIt1QuUCFNqThCNRuZ2aIwy5iVQTn--_AF2uxNwsFs0B_en6Atu05FLewpqqZvmTkDxE_leb7Qn_Ayq_E
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=Proceedings+%2F+IEEE+Computer+Society+Annual+Symposium+on+VLSI&rft.atitle=The+Road+to+Widely+Deploying+Processing-in-Memory%3A+Challenges+and+Opportunities&rft.au=Ghose%2C+Saugata&rft.date=2022-07-01&rft.pub=IEEE&rft.eissn=2159-3477&rft.spage=259&rft.epage=260&rft_id=info:doi/10.1109%2FISVLSI54635.2022.00057&rft.externalDocID=9912007