Optimization and Representation of Non-Slicing VLSI Floorplanning
The recent advances in the semiconductor nano technologies increase the complexity of very large-scale integration circuits. With the fabrication technology entering the deep Nanoscale era more demand at greater huge complication of integrated chip design arises. The development of eccentric floor p...
Saved in:
Published in | 2023 4th International Conference on Smart Electronics and Communication (ICOSEC) pp. 26 - 31 |
---|---|
Main Authors | , , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
20.09.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Be the first to leave a comment!