Software timing analysis using HW/SW cosimulation and instruction set simulator

• Published in: Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98) pp. 65 - 69
• Main Authors: Jie Liu, Lajolo, M., Sangiovanni-Vincentelli, A.
• Format: Conference Proceeding
• Language: English
• Published: IEEE 1998
• Subjects: Clocks; Delay effects; Delay estimation; Discrete event simulation; Protocols; Real time systems; Robustness; Software performance; System analysis and design; Timing
• ISBN: 9780818684425; 0818684429
• ISSN: 1092-6100
• DOI: 10.1109/HSC.1998.666239

Timing analysis for checking satisfaction of constraints is a crucial problem in real-time system design. In some current approaches, the delay of software modules is precalculated by a software performance estimation method, which is not accurate enough for hard real-time systems and complicated designs. In this paper we present an approach to integrate a clock-cycle-accurate instruction set simulator (ISS) with a fast event-based system simulator. By using the ISS, the delay of events can be measured instead of estimated. An interprocess communication architecture and a simple protocol are designed to meet the requirement of robustness and flexibility. A cached refinement scheme is presented to improve the performance at the expense of accuracy. The scheme is especially effective for applications in which the delay of basic blocks is approximately data-independent. We also discuss the implementation issues by using the Ptolemy simulation environment and the ST20 simulator as an example.