Simulating the behaviour of software modules by trace rewriting
The trace assertion method is a module interface specification method based on the finite state machine model. To support this method, the authors plan to develop a specification simulation tool, a trace simulator, that symbolically interprets trace assertions of trace specifications and simulates t...
Saved in:
Published in | Proceedings of 1993 15th International Conference on Software Engineering pp. 14 - 23 |
---|---|
Main Authors | , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE Comput. Soc. Press
1993
|
Subjects | |
Online Access | Get full text |
ISBN | 9780818637001 0818637005 |
ISSN | 0270-5257 |
DOI | 10.1109/ICSE.1993.346059 |
Cover
Loading…
Abstract | The trace assertion method is a module interface specification method based on the finite state machine model. To support this method, the authors plan to develop a specification simulation tool, a trace simulator, that symbolically interprets trace assertions of trace specifications and simulates the externally observable behavior of the modules specified. They first present the trace assertion method. Then trace rewriting systems are formally defined, and it is shown that trace rewriting, a technique similar to term rewriting, can be applied to implement trace simulation.< > |
---|---|
AbstractList | The trace assertion method is a module interface specification method based on the finite state machine model. To support this method, the authors plan to develop a specification simulation tool, a trace simulator, that symbolically interprets trace assertions of trace specifications and simulates the externally observable behavior of the modules specified. They first present the trace assertion method. Then trace rewriting systems are formally defined, and it is shown that trace rewriting, a technique similar to term rewriting, can be applied to implement trace simulation.< > |
Author | Parnas, D.L. Wang, Y. |
Author_xml | – sequence: 1 givenname: Y. surname: Wang fullname: Wang, Y. organization: Dept. of Electr. & Comput. Eng., McMaster Univ., Hamilton, Ont., Canada – sequence: 2 givenname: D.L. surname: Parnas fullname: Parnas, D.L. organization: Dept. of Electr. & Comput. Eng., McMaster Univ., Hamilton, Ont., Canada |
BookMark | eNotj11LwzAYhQNOcM7ei1f5A53v2yRNcyVS5hwMvNjuR9q8cZF-SNo69u-dzHNz4IHzwLlns67viLFHhCUimOdNuVst0RixFDIHZW5YYnQBBRa50AA4Y3PINKQqU_qOJcPwBZdIIZXQc_ayC-3U2DF0n3w8Eq_oaH9CP0Xeez70fjzZSLzt3dTQwKszH6OtiUc6xfA3emC33jYDJf-9YPu31b58T7cf6035uk0DghzT3AJ40M5bqGWuTGUqJKs8ga8dGVCgXF2TyHLhPKpKigK1zVB4eWFOLNjTVRuI6PAdQ2vj-XA9LH4Bp1RLjw |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/ICSE.1993.346059 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Computer Science |
EndPage | 23 |
ExternalDocumentID | 346059 |
GroupedDBID | -~X .4S .DC 123 23M 29O 5VS 6IE 6IF 6IH 6IK 6IL 6IM 6IN 8US AAJGR AAWTH ABLEC ADZIZ AFFNX ALMA_UNASSIGNED_HOLDINGS APO ARCSS AVWKF BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO EDO FEDTE I-F I07 IEGSK IJVOP IPLJI M43 OCL RIE RIL RNS XOL |
ID | FETCH-LOGICAL-i104t-6a00f07dfa0c4659b9b1ea5fe0fcde90505dcce3263df15b43817a213f4326d3 |
IEDL.DBID | RIE |
ISBN | 9780818637001 0818637005 |
ISSN | 0270-5257 |
IngestDate | Tue Aug 26 22:32:15 EDT 2025 |
IsPeerReviewed | false |
IsScholarly | true |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i104t-6a00f07dfa0c4659b9b1ea5fe0fcde90505dcce3263df15b43817a213f4326d3 |
PageCount | 10 |
ParticipantIDs | ieee_primary_346059 |
PublicationCentury | 1900 |
PublicationDate | 19930000 |
PublicationDateYYYYMMDD | 1993-01-01 |
PublicationDate_xml | – year: 1993 text: 19930000 |
PublicationDecade | 1990 |
PublicationTitle | Proceedings of 1993 15th International Conference on Software Engineering |
PublicationTitleAbbrev | ICSE |
PublicationYear | 1993 |
Publisher | IEEE Comput. Soc. Press |
Publisher_xml | – name: IEEE Comput. Soc. Press |
SSID | ssj0000434537 ssj0006499 |
Score | 1.3329277 |
Snippet | The trace assertion method is a module interface specification method based on the finite state machine model. To support this method, the authors plan to... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 14 |
SubjectTerms | Automata Communication standards Computational modeling Computer simulation Discrete event simulation Formal specifications History Software systems Software tools Testing |
Title | Simulating the behaviour of software modules by trace rewriting |
URI | https://ieeexplore.ieee.org/document/346059 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1NT8IwGG6EkycUMX6nB68bLe0-eiYQNNGYiAk30q4tIcowYwvRX-_bbmA0HrxtPWxZ927v8349D0K3EQMYAu820BJiE664DtJYqGBgRaoVV1R6OaCHx3jywu9n0azh2fazMMYY33xmQnfoa_l6nVUuVdZnrognWqgFVlaPau3TKYQzHn3HWuBovXQkBF0kcISfnvqRpjFLwOwa4p3dOd2VL4no3w2fR26Cj4X1zX6IrnifM-7Uw9wbT1XoWk1ew6pUYfb5i8jxn49zhHrfw334ae-2jtGBybuos1N3wM3HfgIwfrny2l75AgNKxM1Af1XgtcUb-HtvZWHwaq2rN7PB6gOXhYRLF2breJLyRQ9Nx6PpcBI0cgvBEmKyMoglIZYk2kqS8TgSSihqZGQNsZk2wkne6SwzgPeYtjRSjhwskQPKLIc1zU5RO1_n5gxhQdNEasUyaQA9RImisbWA4tPYCqINP0ddtxvz95pQY15vxMWfq5fosO4xdFmPK9Qui8pcAw4o1Y23gC_TsauK |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PT8IwFG4UD3pCEeNve_A67Gz3o2cCAQViIibeSLu2hCjDjC1E_3pfuwHRePC29bBlXbf3vb73fR9CtwEFGALv1lMCchMmmfLikEvv3vBYSSZ94eyAhqOw98IeXoPXSmfbcWG01q75TLfsoavlq0VS2K2yO2qLeHwX7UHYZ0FJ1tpsqBBGWbDNtiDUOvNISLuIZyU_nfijH4c0goVXSe-sz_11AZPwu377uWM5fLRV3u6H7YqLOt16SedeOrFC22zy1ipy2Uq-fkk5_vOBDlFzS-_DT5vAdYR2dNpA9bW_A64-92MA8rO5c_dKpxhwIq4o_UWGFwYv4f-9EpnG84Uq3vUSy0-cZwIunemVVUpKp0007nbG7Z5XGS54M8jKci8UhBgSKSNIwsKASy59LQKjiUmU5tb0TiWJBsRHlfEDaeXBInHvU8NgTNETVEsXqT5FmPtxJJSkidCAH4JI-qExgOPj0HCiNDtDDTsbk49SUmNSTsT5n6M3aL83Hg4mg_7o8QIdlB2Hdg_kEtXyrNBXgApyee1WwzcFeq7X |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+of+1993+15th+International+Conference+on+Software+Engineering&rft.atitle=Simulating+the+behaviour+of+software+modules+by+trace+rewriting&rft.au=Wang%2C+Y.&rft.au=Parnas%2C+D.L.&rft.date=1993-01-01&rft.pub=IEEE+Comput.+Soc.+Press&rft.isbn=9780818637001&rft.issn=0270-5257&rft.spage=14&rft.epage=23&rft_id=info:doi/10.1109%2FICSE.1993.346059&rft.externalDocID=346059 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0270-5257&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0270-5257&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0270-5257&client=summon |