Intelligent RAM (IRAM): the industrial setting, applications, and architectures
The goal of intelligent RAM (IRAM) is to design a cost-effective computer by designing a processor in a memory fabrication process, instead of in a conventional logic fabrication process, and include memory on-chip. To design a processor in a DRAM process one must learn about the business and cultur...
Saved in:
Published in | Proceedings International Conference on Computer Design VLSI in Computers and Processors pp. 2 - 7 |
---|---|
Main Authors | , , , , , , , , , , , , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
1997
|
Subjects | |
Online Access | Get full text |
ISBN | 9780818682063 081868206X |
ISSN | 1063-6404 |
DOI | 10.1109/ICCD.1997.628842 |
Cover
Abstract | The goal of intelligent RAM (IRAM) is to design a cost-effective computer by designing a processor in a memory fabrication process, instead of in a conventional logic fabrication process, and include memory on-chip. To design a processor in a DRAM process one must learn about the business and culture of the DRAMs, which is quite different from microprocessors. The authors describe some of those differences and their current vision of IRAM applications, architectures, and implementations. |
---|---|
AbstractList | The goal of intelligent RAM (IRAM) is to design a cost-effective computer by designing a processor in a memory fabrication process, instead of in a conventional logic fabrication process, and include memory on-chip. To design a processor in a DRAM process one must learn about the business and culture of the DRAMs, which is quite different from microprocessors. The authors describe some of those differences and their current vision of IRAM applications, architectures, and implementations. |
Author | Keeton, K. Brown, A. Golbus, J. Perissakis, S. Thomas, R. Gribstad, B. Martin, D. Yelick, K. Fromm, R. Treuhaft, N. Patterson, D. Kozyrakis, C. Asanovic, K. |
Author_xml | – sequence: 1 givenname: D. surname: Patterson fullname: Patterson, D. organization: Comput. Sci. Div., California Univ., Berkeley, CA, USA – sequence: 2 givenname: K. surname: Asanovic fullname: Asanovic, K. – sequence: 3 givenname: A. surname: Brown fullname: Brown, A. – sequence: 4 givenname: R. surname: Fromm fullname: Fromm, R. – sequence: 5 givenname: J. surname: Golbus fullname: Golbus, J. – sequence: 6 givenname: B. surname: Gribstad fullname: Gribstad, B. – sequence: 7 givenname: K. surname: Keeton fullname: Keeton, K. – sequence: 8 givenname: C. surname: Kozyrakis fullname: Kozyrakis, C. – sequence: 9 givenname: D. surname: Martin fullname: Martin, D. – sequence: 10 givenname: S. surname: Perissakis fullname: Perissakis, S. – sequence: 11 givenname: R. surname: Thomas fullname: Thomas, R. – sequence: 12 givenname: N. surname: Treuhaft fullname: Treuhaft, N. – sequence: 13 givenname: K. surname: Yelick fullname: Yelick, K. |
BookMark | eNotkE1LAzEYhANWsNbexVOOCu6a7028lfVroVIQPZds8m4bWdNlkx789y7UOczDXAZmLtEsHiIgdE1JSSkxD01dP5XUmKpUTGvBztDSVJpoqpVmRPEZmtMJhRJEXKBlSt9kkpDUSD1HmyZm6Puwg5jxx-od3zaT3z3ivAccoj-mPAbb4wQ5h7i7x3YY-uBsDoeYphQ9tqPbhwwuH0dIV-i8s32C5T8X6Ovl-bN-K9ab16ZerYtAicgFNUQqbbVwXjIhLZO6Io5b27YKKgqM-JZrb5wQXLbEdZ0xvJp2daoj1hu-QDen3gAA22EMP3b83Z4e4H9W80_m |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/ICCD.1997.628842 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering |
EndPage | 7 |
ExternalDocumentID | 628842 |
GroupedDBID | -~X 29F 29O 6IE 6IF 6IH 6IK 6IL 6IM 6IN AAJGR AAWTH ACGFS ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IPLJI M43 OCL RIE RIL RNS |
ID | FETCH-LOGICAL-i104t-190568a84cd5245a25870c3aabb6e71e20db38d9c4435b0cff9937978f6f0ad93 |
IEDL.DBID | RIE |
ISBN | 9780818682063 081868206X |
ISSN | 1063-6404 |
IngestDate | Tue Aug 26 18:28:38 EDT 2025 |
IsPeerReviewed | false |
IsScholarly | true |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i104t-190568a84cd5245a25870c3aabb6e71e20db38d9c4435b0cff9937978f6f0ad93 |
PageCount | 6 |
ParticipantIDs | ieee_primary_628842 |
PublicationCentury | 1900 |
PublicationDate | 19970000 |
PublicationDateYYYYMMDD | 1997-01-01 |
PublicationDate_xml | – year: 1997 text: 19970000 |
PublicationDecade | 1990 |
PublicationTitle | Proceedings International Conference on Computer Design VLSI in Computers and Processors |
PublicationTitleAbbrev | ICCD |
PublicationYear | 1997 |
Publisher | IEEE |
Publisher_xml | – name: IEEE |
SSID | ssj0000451958 ssj0008317 |
Score | 1.4705678 |
Snippet | The goal of intelligent RAM (IRAM) is to design a cost-effective computer by designing a processor in a memory fabrication process, instead of in a... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 2 |
SubjectTerms | Application software Costs Fabrication Logic design Logic testing Microprocessors Plastic packaging Process design Random access memory Read-write memory |
Title | Intelligent RAM (IRAM): the industrial setting, applications, and architectures |
URI | https://ieeexplore.ieee.org/document/628842 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjZ07T8MwEIAt6AQLUIp4ywMDSDhN40ccNlSoWiQeQlTqVjm2I1WVUkSShV_P2WlDQQwsUZwMUS7O-c539x1CF4lKmOlRS-ALK3BQKCOKKnBWYK3MHBLQKk_7fBLDMXuY8MmSs-1rYay1PvnMBu7Ux_LNQlduq6zrWuMy0LebMMvqUq1mO6XBpiyVsKS-2S44PJQIFjKPfnRo-CgUK_DOakxX4csw6Y76_TtXwRcH9cN-NF3xa85gpy7mLjyq0KWazIOqTAP9-Qvk-M_X2UWd7-I-_NIsW3tow-ZttL3GJdxHz6MG1Fni19tHfDmC49UNBmsRz5pmH7iwPmv6Gq-HwWGUG7weoCg6aDy4f-sPybLzApmBe1YSsBK4kEoybXjEuIo4_NaaKpWmwsY9G4UmpdIkmoG1lYY6y5yZAzLNRBYqk9AD1MoXuT1EmAkdUwl3tAR9obliGacikTyOmI6NPEJtJ5npew3XmNZCOf7z6gnaqumxbgfkFLXKj8qegU1Qpud-NnwBdhittQ |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjZ3NT8IwFMAbowf1oiLGb3vwoIkbY_1Y582ghCmgMZBwI13bJcRkGBkX_3pfO5hoPHhZ1u2wrN3eZ9_vIXQZy5jqJjEerLAEB4VQTxIJzgroyswiAY10tM8-7wzp44iNFpxtVwtjjHGbz4xvT10uX0_V3IbKGrY1LgV5uwFqn7KyWKsKqFTglIUYFsS12wWXh3icBtTBHy0cPgz4Er2zHJNlAjOIG0mrdW9r-CK_fNyPtitO67R3ynLumYMV2s0mb_68SH31-Qvl-M8X2kX17_I-_FIprj20ZvIa2l4hE-6j56RCdRb49a6HrxI4Xt9isBfxpGr3gWfG7Zu-wauJcBjlGq-mKGZ1NGw_DFodb9F7wZuAg1Z4YCcwLqSgSrOQMhky-LEVkTJNuYmaJgx0SoSOFQV7Kw1UlllDB-Y041kgdUwO0Ho-zc0hwpSriAi4owRIDMUkzRjhsWBRSFWkxRGq2ZkZv5d4jXE5Kcd_Xr1Am51BrzvuJv2nE7RVsmRtPOQUrRcfc3MGFkKRnrsv4wvGkLEC |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+International+Conference+on+Computer+Design+VLSI+in+Computers+and+Processors&rft.atitle=Intelligent+RAM+%28IRAM%29%3A+the+industrial+setting%2C+applications%2C+and+architectures&rft.au=Patterson%2C+D.&rft.au=Asanovic%2C+K.&rft.au=Brown%2C+A.&rft.au=Fromm%2C+R.&rft.date=1997-01-01&rft.pub=IEEE&rft.isbn=9780818682063&rft.issn=1063-6404&rft.spage=2&rft.epage=7&rft_id=info:doi/10.1109%2FICCD.1997.628842&rft.externalDocID=628842 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-6404&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-6404&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-6404&client=summon |