Construction of an Integrated Circuit Emission Model of a FPGA

This paper describes the construction flow and the validation of an equivalent conducted emission model of a complex integrated circuit (a FPGA), based on the ICEM (Integrated Circuit Emission Model) modeling approach.

Saved in:
Bibliographic Details
Published in2016 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC) Vol. 1; pp. 402 - 405
Main Authors Ghfiri, C., Durier, A., Boyer, A., Ben Dhia, S., Marot, C.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.05.2016
Subjects
Conducted emission
Correlation
Electromagnetics
FPGA
ICEM
Integrated circuits
Modeling
Probes
Stress measurement
Wires
Online AccessGet full text

Cover

Abstract This paper describes the construction flow and the validation of an equivalent conducted emission model of a complex integrated circuit (a FPGA), based on the ICEM (Integrated Circuit Emission Model) modeling approach.
AbstractList This paper describes the construction flow and the validation of an equivalent conducted emission model of a complex integrated circuit (a FPGA), based on the ICEM (Integrated Circuit Emission Model) modeling approach.
Author Ben Dhia, S.
Ghfiri, C.
Marot, C.
Durier, A.
Boyer, A.
Author_xml – sequence: 1
  givenname: C.
  surname: Ghfiri
  fullname: Ghfiri, C.
  email: chaimae.ghfiri@irt-saintexupery.com
  organization: IRT St.-Exupery, Toulouse, France
– sequence: 2
  givenname: A.
  surname: Durier
  fullname: Durier, A.
  organization: IRT St.-Exupery, Toulouse, France
– sequence: 3
  givenname: A.
  surname: Boyer
  fullname: Boyer, A.
  email: alexandre.boyer@Iaas.fr
  organization: LAAS, Toulouse, France
– sequence: 4
  givenname: S.
  surname: Ben Dhia
  fullname: Ben Dhia, S.
  organization: LAAS, Toulouse, France
– sequence: 5
  givenname: C.
  surname: Marot
  fullname: Marot, C.
  organization: Airbus Group Innovation, Toulouse, France
BookMark eNotj81KAzEYRSPowlZfQDd5gRnzn5mNMIRpLbTYha5Lmi_RQJtIJl349lbt6sLlcC53hq5TTh6hB0paSkn_NGzHjWkZoarVkjEt6RWaUaE070Uv9C16NjlNtZxcjTnhHLBNeJWq_yi2esAmFneKFY_HOE2_xCaDP_xxeLFdDnfoJtjD5O8vOUfvi_HNvDTr1-XKDOvm87xNmwAKNAmdc04TSwnriBICrObS9V46CpIo1_EQOgWgOTDhvd-DBcb2kmg-R4__3njud18lHm353l0u8R9lYkTS
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/APEMC.2016.7522751
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library Online
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library Online
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 1467394947
9781467394949
EndPage 405
ExternalDocumentID 7522751
Genre orig-research
GroupedDBID 6IE
6IL
CBEJK
RIE
RIL
ID FETCH-LOGICAL-h2011-fd6d70f8ccc70a10280644da735c9e5c1d506c83ff86dd73d24eeebdad22b5073
IEDL.DBID RIE
IngestDate Thu Jun 29 18:37:31 EDT 2023
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-h2011-fd6d70f8ccc70a10280644da735c9e5c1d506c83ff86dd73d24eeebdad22b5073
OpenAccessLink https://hal.science/hal-01663667
PageCount 4
ParticipantIDs ieee_primary_7522751
PublicationCentury 2000
PublicationDate 20160501
PublicationDateYYYYMMDD 2016-05-01
PublicationDate_xml – month: 05
  year: 2016
  text: 20160501
  day: 01
PublicationDecade 2010
PublicationTitle 2016 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC)
PublicationTitleAbbrev APEMC
PublicationYear 2016
Publisher IEEE
Publisher_xml – name: IEEE
Score 1.6727848
Snippet This paper describes the construction flow and the validation of an equivalent conducted emission model of a complex integrated circuit (a FPGA), based on the...
SourceID ieee
SourceType Publisher
StartPage 402
SubjectTerms Conducted emission
Correlation
Electromagnetics
FPGA
ICEM
Integrated circuits
Modeling
Probes
Stress measurement
Wires
Title Construction of an Integrated Circuit Emission Model of a FPGA
URI https://ieeexplore.ieee.org/document/7522751
Volume 1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LSwMxEA61J08qrfgmB4_uNt1k87gIpbRWodKDhd7KZpJgUbZSthd_vUm2W1E8eAshkJkM5Btm5ptB6NZjAhAqWaIzaxLmHVj_DxYkkZaB1NR5DA8E5-kzn8zZ0yJftNDdngtjrY3FZzYNy5jLN2vYhlBZT3hnQQS-9IFQquZqNTwYonqD2Wg6DMVaPN0d_DExJQLG-AhNm6vqOpG3dFvpFD5_dWH8ryzHqPtNzcOzPeicoJYtO-g-jN1sGsHitcNFiR-bPhAGD1cb2K4qPPI2DcExHAagvcdzeDx7GHTRfDx6GU6S3WCE5DWGNJ3hRhAnAUCQoh-zo4yZQtAclM2hb3LCQVLnJDdGUJMxL782hcky7R1Aeora5bq0Zwg74ogSDgprckY1KG8oITXn4D0fJfJz1Am6Lz_q3hfLndoXf29fosPw_nVB4BVqe83ttQftSt9Ea30BGmCYAw
link.rule.ids 310,311,783,787,792,793,799,27937,55086
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1NTwIxEJ0QPOhJDRi_7cGju5Tdbtu9mBACgrKEAyTcyPYrEsliDFz89bZdFqPx4K1pmnTaSfpepvNmAO4tJkgccxKISKuAWAJr38EcB1wTyUVsLIY7gXM2poMZeZ4n8xo87LUwWmuffKZDN_R_-Wotty5U1mKWLDCnlz6wvJrTUq1VKWFw2upMelnXpWvRcLf0R88UDxn9Y8iqzcpMkbdwuxGh_PxVh_G_1pxA81uchyZ72DmFmi4a8Ogab1alYNHaoLxAw6oShELd5YfcLjeoZ73qwmPItUBb-XWoP3nqNGHW7027g2DXGiF49UFNo6hi2HApJcN52_-PEqJyFicy1YlsqwRTyWNjOFWKxSoi1n6hchVFwlLA-AzqxbrQ54AMNjhlRuZaJSQWMrWuYlxQKi33SVlyAQ139sV7Wf1isTv25d_Td3A4mGajxWg4frmCI-eLMj3wGur2FvSNhfCNuPWe-wI-iZtO
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2016+Asia-Pacific+International+Symposium+on+Electromagnetic+Compatibility+%28APEMC%29&rft.atitle=Construction+of+an+Integrated+Circuit+Emission+Model+of+a+FPGA&rft.au=Ghfiri%2C+C.&rft.au=Durier%2C+A.&rft.au=Boyer%2C+A.&rft.au=Ben+Dhia%2C+S.&rft.date=2016-05-01&rft.pub=IEEE&rft.volume=1&rft.spage=402&rft.epage=405&rft_id=info:doi/10.1109%2FAPEMC.2016.7522751&rft.externalDocID=7522751