A family of redundant multipliers dedicated to fast computation for signal processing

In view of the performance achieved through the use of the redundant addition, it would appear interesting to generalize the redundant notations (Carry Save, Borrow Save). To achieve this we require, as well the addition, a multiplication satisfying these notations. This paper presents the design of...

Full description

Saved in:
Bibliographic Details
Published in2000 IEEE International Symposium on Circuits and Systems (ISCAS) Vol. 5; pp. 325 - 328 vol.5
Main Authors Dumonteix, Y., Mehrez, H.
Format Conference Proceeding
LanguageEnglish
Published IEEE 2000
Subjects
Arithmetic
Computer architecture
Digital filters
Discrete cosine transforms
HDTV
Laboratories
Signal processing
Online AccessGet full text

Cover

More Information
Summary:In view of the performance achieved through the use of the redundant addition, it would appear interesting to generalize the redundant notations (Carry Save, Borrow Save). To achieve this we require, as well the addition, a multiplication satisfying these notations. This paper presents the design of a set of multipliers spanning all possible I/O combinations, in redundant and conventional notations. We also describe the associated architectures and details of our method, which is based on parameterizable IP cores. The functions developed offer superior performance over conventional multipliers.
ISBN:9780780354821
0780354826
DOI:10.1109/ISCAS.2000.857430