FF-Control Point Insertion (FF-CPI) to Overcome the Degradation of Fault Detection under Multi-Cycle Test for POST

Multi-cycle Test looks promising a way to reduce the test application time of POST (Power-on Self-Test) for achieving a targeted high fault coverage specified by ISO26262 for testing automotive devices. In this paper, we first analyze the mechanism of Stuck-at Fault Detection Degradation problem in...

Full description

Saved in:
Bibliographic Details
Published inIEICE Transactions on Information and Systems Vol. E103.D; no. 11; pp. 2289 - 2301
Main Authors Al-AWADHI, Hanan T., AONO, Tomoki, WANG, Senling, HIGAMI, Yoshinobu, TAKAHASHI, Hiroshi, IWATA, Hiroyuki, MAEDA, Yoichi, MATSUSHIMA, Jun
Format Journal Article
LanguageEnglish
Published Tokyo The Institute of Electronics, Information and Communication Engineers 01.11.2020
Japan Science and Technology Agency
Subjects
Online AccessGet full text

Cover

Loading…
Abstract Multi-cycle Test looks promising a way to reduce the test application time of POST (Power-on Self-Test) for achieving a targeted high fault coverage specified by ISO26262 for testing automotive devices. In this paper, we first analyze the mechanism of Stuck-at Fault Detection Degradation problem in multi-cycle test. Based on the result of our analysis we propose a novel solution named FF-Control Point Insertion technique (FF-CPI) to achieve the reduction of scan-in patterns by multi-cycle test. The FF-CPI technique modifies the captured values of scan Flip-Flops (FFs) during capture operation by directly reversing the value of partial FFs or loading random vectors. The FF-CPI technique enhances the number of detectable stuck-at faults under the capture patterns. The experimental results of ISCAS89 and ITC99 benchmarks validated the effectiveness of FF-CPI technique in scan-in pattern reduction for POST.
AbstractList Multi-cycle Test looks promising a way to reduce the test application time of POST (Power-on Self-Test) for achieving a targeted high fault coverage specified by ISO26262 for testing automotive devices. In this paper, we first analyze the mechanism of Stuck-at Fault Detection Degradation problem in multi-cycle test. Based on the result of our analysis we propose a novel solution named FF-Control Point Insertion technique (FF-CPI) to achieve the reduction of scan-in patterns by multi-cycle test. The FF-CPI technique modifies the captured values of scan Flip-Flops (FFs) during capture operation by directly reversing the value of partial FFs or loading random vectors. The FF-CPI technique enhances the number of detectable stuck-at faults under the capture patterns. The experimental results of ISCAS89 and ITC99 benchmarks validated the effectiveness of FF-CPI technique in scan-in pattern reduction for POST.
Author AONO, Tomoki
MAEDA, Yoichi
IWATA, Hiroyuki
HIGAMI, Yoshinobu
Al-AWADHI, Hanan T.
TAKAHASHI, Hiroshi
MATSUSHIMA, Jun
WANG, Senling
Author_xml – sequence: 1
  fullname: Al-AWADHI, Hanan T.
  organization: Dept. of Computer Science, Ehime University
– sequence: 2
  fullname: AONO, Tomoki
  organization: Dept. of Computer Science, Ehime University
– sequence: 3
  fullname: WANG, Senling
  organization: Dept. of Computer Science, Ehime University
– sequence: 4
  fullname: HIGAMI, Yoshinobu
  organization: Dept. of Computer Science, Ehime University
– sequence: 5
  fullname: TAKAHASHI, Hiroshi
  organization: Dept. of Computer Science, Ehime University
– sequence: 6
  fullname: IWATA, Hiroyuki
  organization: Renesas Electronics Corporation
– sequence: 7
  fullname: MAEDA, Yoichi
  organization: Renesas Electronics Corporation
– sequence: 8
  fullname: MATSUSHIMA, Jun
  organization: Renesas Electronics Corporation
BookMark eNpNUE1PAjEQbYwm4sc_8NDEix5Wp-12u3s0fCgJBhLw3JTdVpZgq20x4d9bQJTTTN68NzPvXaBT66xG6IbAA-GleIxe2dBa80CBVP3eRFDGT1CHiJxnhBXkFHWgIkVWckbP0UUISwBSUsI7yA8GWdfZ6N0KT1xrIx7aoH1sncV329lkeI-jw-Nv7Wv3oXFcaNzT7141akdyBg_UehUTGHW9g9a20R6_JrDNupt6pfFMh4iN83gyns6u0JlRq6Cvf-slehv0Z92XbDR-HnafRlnNizJmommMUWxeAYeqZmAMzQGKouJ1yQQTtIRkF1ROlREN0DyfCzafa8aoEKYg7BLd7vd-eve1Th_IpVt7m05KmnNBC0YAEivfs2rvQvDayE_ffii_kQTkNl15SFcepZtk071sGaJ6138ilaJLjv9FfQJM9iQhh-5oyx-7XigvtWU_JoKMuQ
CitedBy_id crossref_primary_10_1109_TIM_2023_3271742
crossref_primary_10_1145_3563552
Cites_doi 10.1109/ATS.2012.27
10.1109/MDT.2006.105
10.1109/ICCAD.2000.896514
10.1109/ATS.2016.32
10.1109/TCAD.2015.2408257
10.1109/ATS.2011.34
10.1109/TVLSI.2016.2608984
10.1109/VTS.2010.5469580
10.1109/TEST.2017.8242036
10.1109/ISCIT.2010.5665084
10.1109/TEST.2001.966682
10.1109/ATS.2016.40
10.2307/2581948
10.1007/978-1-4419-0928-2
10.1109/MDAT.2018.2799801
10.1109/DAC.1999.782113
10.1109/ATS.2018.00038
10.1109/TEST.2016.7805828
10.1109/ETS.2018.8400707
ContentType Journal Article
Copyright 2020 The Institute of Electronics, Information and Communication Engineers
Copyright Japan Science and Technology Agency 2020
Copyright_xml – notice: 2020 The Institute of Electronics, Information and Communication Engineers
– notice: Copyright Japan Science and Technology Agency 2020
DBID AAYXX
CITATION
7SC
8FD
JQ2
L7M
L~C
L~D
DOI 10.1587/transinf.2019EDP7235
DatabaseName CrossRef
Computer and Information Systems Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
DatabaseTitle CrossRef
Computer and Information Systems Abstracts
Technology Research Database
Computer and Information Systems Abstracts – Academic
Advanced Technologies Database with Aerospace
ProQuest Computer Science Collection
Computer and Information Systems Abstracts Professional
DatabaseTitleList Computer and Information Systems Abstracts

DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Computer Science
EISSN 1745-1361
EndPage 2301
ExternalDocumentID 10_1587_transinf_2019EDP7235
article_transinf_E103_D_11_E103_D_2019EDP7235_article_char_en
GroupedDBID -~X
5GY
ABZEH
ACGFS
ADNWM
AENEX
ALMA_UNASSIGNED_HOLDINGS
CS3
DU5
EBS
EJD
F5P
ICE
JSF
JSH
KQ8
OK1
P2P
RJT
RZJ
TN5
TQK
ZKX
AAYXX
CITATION
7SC
8FD
JQ2
L7M
L~C
L~D
ID FETCH-LOGICAL-c568t-7ddffa3b90509c30ff24006695c837372802010a42af7d0244b73bbe33277f613
ISSN 0916-8532
IngestDate Fri Sep 13 02:31:42 EDT 2024
Fri Aug 23 02:39:12 EDT 2024
Wed Apr 05 13:49:11 EDT 2023
IsDoiOpenAccess true
IsOpenAccess true
IsPeerReviewed true
IsScholarly true
Issue 11
Language English
LinkModel OpenURL
MergedId FETCHMERGED-LOGICAL-c568t-7ddffa3b90509c30ff24006695c837372802010a42af7d0244b73bbe33277f613
OpenAccessLink https://www.jstage.jst.go.jp/article/transinf/E103.D/11/E103.D_2019EDP7235/_article/-char/en
PQID 2457263100
PQPubID 2048497
PageCount 13
ParticipantIDs proquest_journals_2457263100
crossref_primary_10_1587_transinf_2019EDP7235
jstage_primary_article_transinf_E103_D_11_E103_D_2019EDP7235_article_char_en
PublicationCentury 2000
PublicationDate 2020-11-01
PublicationDateYYYYMMDD 2020-11-01
PublicationDate_xml – month: 11
  year: 2020
  text: 2020-11-01
  day: 01
PublicationDecade 2020
PublicationPlace Tokyo
PublicationPlace_xml – name: Tokyo
PublicationTitle IEICE Transactions on Information and Systems
PublicationTitleAlternate IEICE Trans. Inf. & Syst.
PublicationYear 2020
Publisher The Institute of Electronics, Information and Communication Engineers
Japan Science and Technology Agency
Publisher_xml – name: The Institute of Electronics, Information and Communication Engineers
– name: Japan Science and Technology Agency
References [10] S. Kajihara, M. Matsuzono, H. Yamaguchi, Y. Sato, K. Miyase, and X. Wen, “On Test Pattern Compaction with Multi-Cycle and Multi-Observation Scan Test,” Proc. Int'l. Symposium on Com. and Inf. Tech. (ISCIT), Tokyo, pp.723-726, Oct. 2010. DOI: 10.1109/ISCIT.2010.5665084 10.1109/iscit.2010.5665084
[11] I. Pomeranz, “A Multicycle Test Set Based on a Two-Cycle Test Set with Constant Primary Input Vectors,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.34, no.7, pp.1124-1132, July 2015. DOI: 10.1109/TCAD.2015.2408257 10.1109/tcad.2015.2408257
[9] Y. Huang, I. Pomeranz, S.M. Reddy, and J. Rajski, “Improving the proportion of At-Speed Tests in Scan BIST,” Int'l. Conf. on Computer Aided Design, San Jose, pp.459-463, Nov. 2000. DOI: 10.1109/ICCAD.2000.896514 10.1109/iccad.2000.896514
[2] H. Iwata and J. Matsushima, “Multi-configuration Scan Structure for Various Purposes,” Proc. IEEE 25th Asian Test Symposium,Hiroshima, p.131, Nov. 2016. DOI: 10.1109/ATS.2016.32 10.1109/ats.2016.32
[6] S. Milewski, N. Mukherjee, J. Rajski, J. Solecki, J. Tyszer, and J. Zawada, “Full-scan LBIST with Capture-per-cycle Hybrid Test Points,” Proc. IEEE Int'l Test Conf., Fort Worth, pp.1-9, 2017. DOI: 10.1109/TEST.2017.8242036 10.1109/test.2017.8242036
[15] S. Wang, Y. Higami, H. Iwata, J. Matsushima, and H. Takahashi, “Automotive Functional Safety Assurance by POST with Sequential Observation,” IEEE Design & Test Magazine, vol.35, no.3, pp.39-45, June 2018. DOI: 10.1109/MDAT.2018.2799801 10.1109/mdat.2018.2799801
[18] Y. Sato, S. Wang, T. Kato, K. Miyase, and S. Kajihara, “Low Power BIST for Scan-Shift and Capture Power,” Proc. IEEE Asian Test Symposium, Niigata, pp.173-178, 2012. DOI: 10.1109/ ATS.2012.27 10.1109/ats.2012.27
[5] G. Mrugalski, J. Rajski, J. Solecki, J. Tyszer, and C. Wang, “Trimodal Scan-Based Test Paradigm,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.25, no.3, pp.1112-1125, March 2017. DOI: 10.1109/TVLSI.2016.2608984 10.1109/tvlsi.2016.2608984
[7] P. Girard, N. Bicolici, and X. Wen, Power-Aware Testing and Test Strategies for Low Power Devices, Springer, ISBN 978-1-4419-0927-5, New York, 2010.
[3] N.A. Touba, “Survey of Test Vector Compaction Techniques,” IEEE Des. Test. Comput., vol.23, no.4, pp.294-303, April 2006. DOI: 10.1109/MDT.2006.105 10.1109/mdt.2006.105
[1] ISO26262-5:2011, “Road vehicles-Functional Safety-Part 5: Product development at the hardware level,” Online Browsing Platform, https://www.iso.org/obp/ui/#iso:std:iso:26262:-5:ed-1:v1:en, accessed Nov. 10. 2018.
[19] S. Wang, T. Aono, Y. Higami, H. Takahashi, H. Iwata, Y. Maeda, and J. Matsushima, “Capture-Pattern-Control to Address the Fault Detection Degradation Problem of Multi-Cycle Test in Logic BIST,” Proc. IEEE Asian Test Symposium, Hefei, pp.155-160, 2018. DOI:10.1109/ats.2018.00038 10.1109/ats.2018.00038
[20] K. Yoon, “A Reconciliation among Discrete Compromise Solutions,” Journal of Operational Research Society, vol.38, no.3, pp.277-286, 1987. DOI: 10.2307/2581948 10.2307/2581948
[13] Y. Sato, H. Yamaguchi, M. Matsuzono, and S. Kajihara, “Multi-Cycle Test with Partial Observation on Scan-Based BIST Structure,” Proc. IEEE Asian Test Symposium, New Delhi, pp.54-59, 2011. DOI: 10.1109/ATS.2011.34 10.1109/ats.2011.34
[8] H.-C. Tsai, K.-T. Cheng, and S. Bhawmik, “Improving the Test Quality for Scan-based BIST Using a General Test Application Scheme,” Proc. Design Automation Conf., New Orleans, pp.748-753, June 1999. DOI: 10.1109/DAC.1999.782113 10.1109/DAC.1999.782113
[16] S. Wang, Y. Higami, H. Takahashi, H. Iwata, Y. Maeda, and J.Matsushima, “Fault-detection-strengthened method to enable the POST for very-large automotive MCU in compliance with ISO26262,” Proc. IEEE 23rd European Test Symposium, Bremen, pp.1-2, 2018. DOI: 10.1109/ETS.2018.8400707 10.1109/ets.2018.8400707
[14] S. Wang, H.T. Al-Awadhi, S. Hamada, Y. Higami, H. Takahashi, H. Iwata, and J. Matsushima, “Structure-Based Methods for Selecting Fault-Detection-Strengthened FF under Multi-cycle Test with Sequential Observation,” Proc. IEEE Asian Test Symposium,Hiroshima, pp.209-214, Nov. 2016. DOI: 10.1109/ATS.2016.40 10.1109/ats.2016.40
[4] F. Zhang, D. Hwong, Y. Sun, A. Garcia, S. Alhelaly, G. Shofner, L. Winemberg, and J. Dworak, “Putting wasted clock cycles to use: Enhancing fortuitous cell-aware fault detection with scan shift capture,” Proc. IEEE Int'l Test Conf., Fort Worth, pp.1-10, 2016. DOI: 10.1109/TEST.2016.7805828 10.1109/test.2016.7805828
[17] E.K. Moghaddam, J. Rajski, S.M. Reddy, and M. Kassab, “At-Speed Scan Test with Low Switching Activity,” Proc. IEEE 28th VLSI Test Symposium, Santa Cruz, pp.177-182, April 2010. DOI: 10.1109/VTS.2010.5469580 10.1109/vts.2010.5469580
[12] J. Rearick, “Too Much Delay Fault Coverage is a Bad Thing,” Proc. Int'l Test Conf., Baltimore, MD, pp.624-633, 2001. DOI: 10.1109/TEST.2001.966682 10.1109/test.2001.966682
11
12
13
14
15
16
17
18
19
1
2
3
4
5
6
7
8
9
20
10
References_xml – ident: 18
  doi: 10.1109/ATS.2012.27
– ident: 3
  doi: 10.1109/MDT.2006.105
– ident: 9
  doi: 10.1109/ICCAD.2000.896514
– ident: 2
  doi: 10.1109/ATS.2016.32
– ident: 11
  doi: 10.1109/TCAD.2015.2408257
– ident: 1
– ident: 13
  doi: 10.1109/ATS.2011.34
– ident: 5
  doi: 10.1109/TVLSI.2016.2608984
– ident: 17
  doi: 10.1109/VTS.2010.5469580
– ident: 6
  doi: 10.1109/TEST.2017.8242036
– ident: 10
  doi: 10.1109/ISCIT.2010.5665084
– ident: 12
  doi: 10.1109/TEST.2001.966682
– ident: 14
  doi: 10.1109/ATS.2016.40
– ident: 20
  doi: 10.2307/2581948
– ident: 7
  doi: 10.1007/978-1-4419-0928-2
– ident: 15
  doi: 10.1109/MDAT.2018.2799801
– ident: 8
  doi: 10.1109/DAC.1999.782113
– ident: 19
  doi: 10.1109/ATS.2018.00038
– ident: 4
  doi: 10.1109/TEST.2016.7805828
– ident: 16
  doi: 10.1109/ETS.2018.8400707
SSID ssj0018215
Score 2.2807262
Snippet Multi-cycle Test looks promising a way to reduce the test application time of POST (Power-on Self-Test) for achieving a targeted high fault coverage specified...
SourceID proquest
crossref
jstage
SourceType Aggregation Database
Publisher
StartPage 2289
SubjectTerms BIST
Degradation
Fault detection
Fault detection degradation
FF selection
FF-Control Point Insertion technique
Insertion
Multi-Cycle Test
POST
Reduction
Self tests
Title FF-Control Point Insertion (FF-CPI) to Overcome the Degradation of Fault Detection under Multi-Cycle Test for POST
URI https://www.jstage.jst.go.jp/article/transinf/E103.D/11/E103.D_2019EDP7235/_article/-char/en
https://www.proquest.com/docview/2457263100/abstract/
Volume E103.D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
ispartofPNX IEICE Transactions on Information and Systems, 2020/11/01, Vol.E103.D(11), pp.2289-2301
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwnV3Nb9MwFLfK4AAHPgYThYF84ACaXJI4idNj1Da0wNYiOjFOUb6MxrYEdekB_kr-JN6znTSDCjEuUeSkrpP3y_vy-yDkRebxXHoiY5IXYKD4nLPEclLmY9aj72ZglGCC8-GRPz123554J73ez07U0rpOB9mPrXkl_0NVGAO6YpbsNSjbTgoDcA70hSNQGI7_ROMoYiMTar6oTssat_4xTlpRNMCrixma_aBfzuHhYAmFUjTHWCEib5XFKFmf1zBYF7pvOOaVrQ5Uai4bfYf_PFiC7FABiYu56aNg9NnZZDaaYJ-Jpum42n0w1VjrJtT5slMWHcF1zsJP4Xg6U3IvKYHFLAftxfnRXIGouqjOTluZEercqo_ofDHCFsE4exMeqmk-V-hLq9J1140BNqvdujGMP9L2GegOmjUXmhsL12M219XaG3Y9sS0-GHehaXcZsKM7EhlhDgaWvVVQeOhqidTrgXEM8QPrYyEcXTvlal3u3-RlG8WI9hPMEzezxJ1ZbpCbjhh66A5492GzrxU4uqdG87AmmRNmeb1tLVeUpVtfwV748qfSoDSh5X1y15gwNNR4fEB6RblL7jXtQaiRFrvkTqfW5UOy2oCVKrDSFqz0pYbqK1pXtAEqBaDSDlBpJakCKm2BShVQaQeoFIFKAXwUgfqIHEeT5WjKTMMPlnl-UDOR51ImPB1iUaKMW1JihLPvD70s4NhPKbAweCNxnUSKHLRLNxU8TQvOHSEkKKZ7ZKesyuIxoQWYDSIH7CSW7SZ-MExsO-V54Toyl6mV9wlr3mz8Tdd1if9Gzz55r19_e7f56jd3IzDjMZjUzVnn5-3dmEsJrKtP9hsixoahXMaO6wnHxx23J9dc3VNye_NN7ZOderUunoGyXKfPFf5-AQdxvAc
link.rule.ids 315,786,790,27957,27958
linkProvider Colorado Alliance of Research Libraries
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=FF-Control+Point+Insertion+%28FF-CPI%29+to+Overcome+the+Degradation+of+Fault+Detection+under+Multi-Cycle+Test+for+POST&rft.jtitle=IEICE+transactions+on+information+and+systems&rft.au=Al-AWADHI%2C+Hanan+T.&rft.au=AONO%2C+Tomoki&rft.au=WANG%2C+Senling&rft.au=HIGAMI%2C+Yoshinobu&rft.date=2020-11-01&rft.issn=0916-8532&rft.eissn=1745-1361&rft.volume=E103.D&rft.issue=11&rft.spage=2289&rft.epage=2301&rft_id=info:doi/10.1587%2Ftransinf.2019EDP7235&rft.externalDBID=n%2Fa&rft.externalDocID=10_1587_transinf_2019EDP7235
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0916-8532&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0916-8532&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0916-8532&client=summon