Electronic Computer-Aided Design for Low-Level Modeling of Networks-on-Chip
This article proposes a Network-on-Chip (NoC) communication subsystem model on the basis of which the Electronic Computer-Aided Design (ECAD) architecture in the form of software is implemented. It makes it possible to automate the process of preparing and generating an HDL description of the NoC mo...
Saved in:
Published in | IEEE access Vol. 12; pp. 48750 - 48763 |
---|---|
Main Authors | , , , |
Format | Journal Article |
Language | English |
Published |
Piscataway
IEEE
2024
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | This article proposes a Network-on-Chip (NoC) communication subsystem model on the basis of which the Electronic Computer-Aided Design (ECAD) architecture in the form of software is implemented. It makes it possible to automate the process of preparing and generating an HDL description of the NoC model in the Verilog language. It is shown that not in all cases it is required to model the entire NoC. Often, it is necessary to model its certain parts, such as a communication subsystem, routing algorithm, and traffic control system. The developed model allows modeling a parameterized NoC communication subsystem to obtain an estimate of the consumed logical blocks and registers required for prototyping the communication subsystem. All components of the communication subsystem are implemented as separate modules due to which the hardware costs for adding the necessary components for the study are reduced because of the absence of the need to completely rework the model program code every time. The effectiveness of using the developed ECAD and low-level modeling automation methods to study the work of routing algorithms for NoC topologies is demonstrated. |
---|---|
AbstractList | This article proposes a Network-on-Chip (NoC) communication subsystem model on the basis of which the Electronic Computer-Aided Design (ECAD) architecture in the form of software is implemented. It makes it possible to automate the process of preparing and generating an HDL description of the NoC model in the Verilog language. It is shown that not in all cases it is required to model the entire NoC. Often, it is necessary to model its certain parts, such as a communication subsystem, routing algorithm, and traffic control system. The developed model allows modeling a parameterized NoC communication subsystem to obtain an estimate of the consumed logical blocks and registers required for prototyping the communication subsystem. All components of the communication subsystem are implemented as separate modules due to which the hardware costs for adding the necessary components for the study are reduced because of the absence of the need to completely rework the model program code every time. The effectiveness of using the developed ECAD and low-level modeling automation methods to study the work of routing algorithms for NoC topologies is demonstrated. |
Author | Zunin, Vladimir V. Amerikanov, Aleksandr A. Romanov, Aleksandr Y. Lezhnev, Evgeny V. |
Author_xml | – sequence: 1 givenname: Evgeny V. orcidid: 0000-0001-9990-6467 surname: Lezhnev fullname: Lezhnev, Evgeny V. organization: HSE University, Moscow, Russia – sequence: 2 givenname: Vladimir V. orcidid: 0000-0002-9117-4879 surname: Zunin fullname: Zunin, Vladimir V. organization: HSE University, Moscow, Russia – sequence: 3 givenname: Aleksandr A. orcidid: 0000-0002-5970-2125 surname: Amerikanov fullname: Amerikanov, Aleksandr A. organization: HSE University, Moscow, Russia – sequence: 4 givenname: Aleksandr Y. orcidid: 0000-0002-9410-9431 surname: Romanov fullname: Romanov, Aleksandr Y. email: a.romanov@hse.ru organization: HSE University, Moscow, Russia |
BookMark | eNpNUUFOwzAQtBBIlNIXwCES5xQ7thPnWIUCFQUOhbPl2OviksbFSan4PSmpUPeyo9HM7EpzgU5rXwNCVwSPCcH57aQopovFOMEJG1MqkozgEzRISJrHlNP09Aifo1HTrHA3oqN4NkBP0wp0G3ztdFT49WbbQognzoCJ7qBxyzqyPkRzv4vn8A1V9OwNVK5eRt5GL9DufPhsYl_HxYfbXKIzq6oGRoc9RO_307fiMZ6_PsyKyTzWDOdtTJSwpSUlI4Ixa7BVJMmYMlxjTkpIFWacipRzUQKnpUkAmDacp8J2iCd0iGZ9rvFqJTfBrVX4kV45-Uf4sJQqtE5XIHVitcmZ4jQzTFGicqEo5MAxUcBw2WXd9Fmb4L-20LRy5beh7t6XFFOakhwT0alor9LBN00A-3-VYLkvQfYlyH0J8lBC57ruXQ4AjhxMUIwz-gt8_YPG |
CODEN | IAECCG |
CitedBy_id | crossref_primary_10_1007_s11227_024_06306_3 |
Cites_doi | 10.1561/1000000011 10.1088/1742-6596/1163/1/012026 10.1016/j.heliyon.2020.e03183 10.1109/l-ca.2007.10 10.1007/978-981-33-4058-9_21 10.1109/vdat50263.2020.9190377 10.1364/ofc.2010.omv1 10.1007/s10586-017-1413-3 10.1145/1654059.1654062 10.1109/access.2022.3168728 10.1016/B978-0-12-805342-3.00013-8 10.1016/j.vlsi.2020.09.001 10.1049/cds2.12127 10.1109/tc.2016.2621045 10.1109/nocs.2008.4492740 10.1109/npc.2009.34 10.1109/ispass.2013.6557149 10.1109/tnse.2022.3211985 10.1109/isocc53507.2021.9614007 10.4018/ijertcs.2018070102 10.1109/access.2020.3040323 10.1109/tvt.2021.3093632 10.1109/iccd.2012.6378673 10.1109/mocast.2018.8376617 10.1016/j.micpro.2020.103272 10.1109/mwent47943.2020.9067418 10.1145/3151758 10.1109/mm.2007.4378787 10.1109/access.2022.3227460 10.1109/hotchips.2011.7477516 10.1504/ijes.2022.127149 10.1109/ic3iot53935.2022.9767960 10.5772/intechopen.97262 10.1109/tcsii.2023.3258700 10.1109/edssc.2015.7285155 10.1145/3365224 10.1088/1742-6596/1050/1/012071 10.1016/j.sysarc.2015.09.002 10.1145/1868447.1868459 10.1109/access.2021.3131635 10.1007/978-3-030-34496-2_2 10.1109/iciafs52090.2021.9605877 10.23919/date51398.2021.9474101 10.1145/3400302.3415654 10.1007/978-1-4757-2219-2 |
ContentType | Journal Article |
Copyright | Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2024 |
Copyright_xml | – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2024 |
DBID | 97E ESBDL RIA RIE AAYXX CITATION 7SC 7SP 7SR 8BQ 8FD JG9 JQ2 L7M L~C L~D DOA |
DOI | 10.1109/ACCESS.2024.3382710 |
DatabaseName | IEEE All-Society Periodicals Package (ASPP) 2005-present IEEE Xplore Open Access Journals IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE/IET Electronic Library (IEL) CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Engineered Materials Abstracts METADEX Technology Research Database Materials Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional Directory of Open Access Journals |
DatabaseTitle | CrossRef Materials Research Database Engineered Materials Abstracts Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace METADEX Computer and Information Systems Abstracts Professional |
DatabaseTitleList | Materials Research Database |
Database_xml | – sequence: 1 dbid: DOA name: DOAJ Directory of Open Access Journals url: https://www.doaj.org/ sourceTypes: Open Website – sequence: 2 dbid: RIE name: IEEE/IET Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering |
EISSN | 2169-3536 |
EndPage | 48763 |
ExternalDocumentID | oai_doaj_org_article_c2fcd94a537d4a31a98a3e9e501ae40b 10_1109_ACCESS_2024_3382710 10483007 |
Genre | orig-research |
GrantInformation_xml | – fundername: Basic Research Program at the National Research University Higher School of Economics (HSE University) |
GroupedDBID | 0R~ 4.4 5VS 6IK 97E AAJGR ABVLG ACGFS ADBBV ALMA_UNASSIGNED_HOLDINGS BCNDV BEFXN BFFAM BGNUA BKEBE BPEOZ EBS EJD ESBDL GROUPED_DOAJ IFIPE IPLJI JAVBF KQ8 M43 M~E O9- OCL OK1 RIA RIE RIG RNS AAYXX CITATION 7SC 7SP 7SR 8BQ 8FD JG9 JQ2 L7M L~C L~D |
ID | FETCH-LOGICAL-c409t-1a8fbf1b41844fd0fa1274ad5c051be6a045386558be53bd2ee4cd5568fee4523 |
IEDL.DBID | DOA |
ISSN | 2169-3536 |
IngestDate | Fri Oct 04 13:10:40 EDT 2024 Thu Oct 10 18:53:25 EDT 2024 Fri Aug 23 01:01:59 EDT 2024 Wed Jun 26 19:27:53 EDT 2024 |
IsDoiOpenAccess | true |
IsOpenAccess | true |
IsPeerReviewed | true |
IsScholarly | true |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-c409t-1a8fbf1b41844fd0fa1274ad5c051be6a045386558be53bd2ee4cd5568fee4523 |
ORCID | 0000-0001-9990-6467 0000-0002-5970-2125 0000-0002-9117-4879 0000-0002-9410-9431 |
OpenAccessLink | https://doaj.org/article/c2fcd94a537d4a31a98a3e9e501ae40b |
PQID | 3033619018 |
PQPubID | 4845423 |
PageCount | 14 |
ParticipantIDs | proquest_journals_3033619018 crossref_primary_10_1109_ACCESS_2024_3382710 ieee_primary_10483007 doaj_primary_oai_doaj_org_article_c2fcd94a537d4a31a98a3e9e501ae40b |
PublicationCentury | 2000 |
PublicationDate | 20240000 2024-00-00 20240101 2024-01-01 |
PublicationDateYYYYMMDD | 2024-01-01 |
PublicationDate_xml | – year: 2024 text: 20240000 |
PublicationDecade | 2020 |
PublicationPlace | Piscataway |
PublicationPlace_xml | – name: Piscataway |
PublicationTitle | IEEE access |
PublicationTitleAbbrev | Access |
PublicationYear | 2024 |
Publisher | IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Publisher_xml | – name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
References | ref13 ref15 ref14 ref52 ref11 ref10 ref17 ref16 ref51 ref50 (ref27) 2024 ref46 ref45 ref48 ref47 ref42 ref41 ref44 ref49 ref8 ref7 ref9 ref3 ref6 ref5 ref40 Dally (ref4) 2004 Morin (ref18); 1 Kundert (ref19) 2004 ref35 Lezhnev (ref43) 2024 ref34 ref37 ref36 ref31 ref30 Das (ref12) 2022; 22 ref33 ref32 ref2 ref1 ref39 ref38 Romanov (ref53); 2514 ref24 ref23 ref25 ref20 ref22 ref21 ref28 ref29 (ref26) 2024 |
References_xml | – ident: ref5 doi: 10.1561/1000000011 – ident: ref24 doi: 10.1088/1742-6596/1163/1/012026 – ident: ref10 doi: 10.1016/j.heliyon.2020.e03183 – ident: ref38 doi: 10.1109/l-ca.2007.10 – ident: ref7 doi: 10.1007/978-981-33-4058-9_21 – ident: ref30 doi: 10.1109/vdat50263.2020.9190377 – ident: ref36 doi: 10.1364/ofc.2010.omv1 – ident: ref48 doi: 10.1007/s10586-017-1413-3 – ident: ref6 doi: 10.1145/1654059.1654062 – ident: ref41 doi: 10.1109/access.2022.3168728 – ident: ref17 doi: 10.1016/B978-0-12-805342-3.00013-8 – ident: ref40 doi: 10.1016/j.vlsi.2020.09.001 – volume-title: Tiny RISCV CPU SchoolRISCV year: 2024 ident: ref27 – ident: ref13 doi: 10.1049/cds2.12127 – ident: ref3 doi: 10.1109/tc.2016.2621045 – ident: ref34 doi: 10.1109/nocs.2008.4492740 – ident: ref39 doi: 10.1109/npc.2009.34 – volume-title: Principles and Practices of Interconnection Networks year: 2004 ident: ref4 contributor: fullname: Dally – ident: ref22 doi: 10.1109/ispass.2013.6557149 – volume-title: A small MIPS CPU core SchoolMIPS year: 2024 ident: ref26 – ident: ref8 doi: 10.1109/tnse.2022.3211985 – ident: ref28 doi: 10.1109/isocc53507.2021.9614007 – volume-title: The Designer’s Guide to Verilog-AMS year: 2004 ident: ref19 contributor: fullname: Kundert – ident: ref20 doi: 10.4018/ijertcs.2018070102 – ident: ref52 doi: 10.1109/access.2020.3040323 – ident: ref14 doi: 10.1109/tvt.2021.3093632 – ident: ref31 doi: 10.1109/iccd.2012.6378673 – ident: ref33 doi: 10.1109/mocast.2018.8376617 – volume-title: HDLNoCGen: Verilog Code Generator of Communication Subsystem for Networks-on-Chip year: 2024 ident: ref43 contributor: fullname: Lezhnev – ident: ref47 doi: 10.1016/j.micpro.2020.103272 – ident: ref37 doi: 10.1109/mwent47943.2020.9067418 – ident: ref25 doi: 10.1145/3151758 – ident: ref35 doi: 10.1109/mm.2007.4378787 – ident: ref9 doi: 10.1109/access.2022.3227460 – ident: ref23 doi: 10.1109/hotchips.2011.7477516 – ident: ref46 doi: 10.1504/ijes.2022.127149 – ident: ref29 doi: 10.1109/ic3iot53935.2022.9767960 – ident: ref42 doi: 10.5772/intechopen.97262 – ident: ref44 doi: 10.1109/tcsii.2023.3258700 – volume: 2514 start-page: 182 volume-title: Proc. 6th Int. Conf. Actual Probl. Syst. Softw. Eng. ident: ref53 article-title: Modification of the BookSim simulator for modeling networks-on-chip based on two-dimensional circulant topologies contributor: fullname: Romanov – ident: ref32 doi: 10.1109/edssc.2015.7285155 – ident: ref50 doi: 10.1145/3365224 – ident: ref51 doi: 10.1088/1742-6596/1050/1/012071 – volume: 22 start-page: 7 issue: 1 year: 2022 ident: ref12 article-title: Architecture of multi-processor systems using networks on chip (NoC): An overview publication-title: CVR J. Sci. Technol. contributor: fullname: Das – ident: ref2 doi: 10.1016/j.sysarc.2015.09.002 – volume: 1 start-page: 49 volume-title: Proc. 19th Eur. Solid-State Circuits Conf. (ESSCIRC) ident: ref18 article-title: A practical approach to Top/Down analog circuit design contributor: fullname: Morin – ident: ref1 doi: 10.1145/1868447.1868459 – ident: ref49 doi: 10.1109/access.2021.3131635 – ident: ref11 doi: 10.1007/978-3-030-34496-2_2 – ident: ref15 doi: 10.1109/iciafs52090.2021.9605877 – ident: ref21 doi: 10.23919/date51398.2021.9474101 – ident: ref45 doi: 10.1145/3400302.3415654 – ident: ref16 doi: 10.1007/978-1-4757-2219-2 |
SSID | ssj0000816957 |
Score | 2.359664 |
Snippet | This article proposes a Network-on-Chip (NoC) communication subsystem model on the basis of which the Electronic Computer-Aided Design (ECAD) architecture in... |
SourceID | doaj proquest crossref ieee |
SourceType | Open Website Aggregation Database Publisher |
StartPage | 48750 |
SubjectTerms | Algorithms Automation CAD Communication Communication systems Computer aided design Design automation Electronic computer-aided design (ECAD) Hardware design languages HDL modeling Modelling Network-on-chip network-on-chip (NoC) Prototyping Registers Routing protocols RTL Subsystems System on chip Telecommunication traffic Topology Traffic control |
SummonAdditionalLinks | – databaseName: IEEE/IET Electronic Library (IEL) dbid: RIE link: http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LT-MwELbYnuCwu7y0XR7ygSMuiR-JfewWKsSjJ5C4WX4KhNRU0AqJX8_YSasKtBK3KEoUx58nM-PMfB9CJ7BGDPgFS0zJLOFRKmJk7Ugsra0iRHMxi8HcTqrLe371IB66ZvXcCxNCyMVnYZAO879837hF2ioDC-eS5d7xH7KgbbPWakMlKUgoUXfMQmWhzoajEbwE5ICUDyATo3Vqk13zPpmkv1NV-fIpzv5l_AtNliNry0qeB4u5Hbj3T6SN3x76b_SzizTxsF0a22gjTHfQ1hr_4C66vliJ4OClvAMZPvng8Xmu7MAQ0uKb5o3cpNoinITTUvs6biKetPXjr6SZktHj02wP3Y8v7kaXpFNXIA5yujkpjYwWIOGQ4_Hoi2hKyFCNFw7s1IbKQLCXBEGFtEEw62kI3PlEWBbhCPLXfdSbNtPwB2ElqbFV4aiJCgKEQrFSGMqCY7WoKXd9dLqcdT1rSTR0Tj4KpVuQdAJJdyD10b-EzOrSxICdT8CM6s6gtKPRecWNYLXnhpVGScOCCqIoTeCF7aO9hMLa81oA-uhwCbTuzPVVgx9nVQqN5N__3HaANtMQ282XQ9SbvyzCEYQjc3ucl-EH8MfbKw priority: 102 providerName: IEEE |
Title | Electronic Computer-Aided Design for Low-Level Modeling of Networks-on-Chip |
URI | https://ieeexplore.ieee.org/document/10483007 https://www.proquest.com/docview/3033619018 https://doaj.org/article/c2fcd94a537d4a31a98a3e9e501ae40b |
Volume | 12 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwrV09T8MwELUQEwyIjyLKlzwwYohjO7HHUlpVUDpRqZtlO7ZgSRAU8fc5OymKxMDCFkWRnNzZvvei83sIXcEcMVAXLDGUWcKDVMTI0pFArS0CoLmQzGCeFsVsyR9WYtWz-oo9Ya08cBu4W5cHVyluBCsrbhg1ShrmlRcZNZ5nNu2-VPTIVNqDJS2UKDuZIZqp29F4DF8EhDDnN0DL8jKeme2VoqTY31ms_NqXU7GZ7qO9DiXiUft2B2jL14dot6cdeIQeJz8GNnhjzUBGr5Wv8H3qysAAR_G8-SLz2BeEo-lZPHqOm4AXbe_3B2lqMn55fRug5XTyPJ6RzhmBOOBja0KNDBbCyYGf8VBlwVBgl6YSDtaY9YUBoBbNPIW0XjBb5d5zV0WxsQBXwD2P0Xbd1P4EYSVzY4vM5SYoKO6ZYlSYnHnHSlHm3A3R9SZI-q0VwNCJOGRKtzHVMaa6i-kQ3cVA_jwa1avTDcip7nKq_8rpEA1iGnrjcckAzAzR-SYvultqHxpqMCsirJGn_zH2GdqJ39P-ZTlH2-v3T38BuGNtL9MUu0xHBL8BEn_TAQ |
link.rule.ids | 315,786,790,802,870,2115,4043,27954,27955,27956,55107 |
linkProvider | Directory of Open Access Journals |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PT9swFH5C7LBx2NjGRKEDH3acSxLbSXwsHahA6QkkbpZ_CoTUINpqEn89z05aVUOTuEVRojj-_PLec977PoBfuEY0-gVDdc4M5aGWVNeVpSE3pgwYzYUkBnM9Lce3_PJO3HXN6qkXxnufis_8IB6mf_muscu4VYYWzmuWesc_oKPPqrZda72lEjUkpKg6bqE8kyfD0QhfA7PAgg8wFyuq2Ci74X8STX-nq_LmY5w8zPkXmK7G1haWPA6WCzOwL__QNr578LvwuYs1ybBdHF9hy8--wc4GA-F3uDpby-CQlcADHT4478ifVNtBMKglk-YvncTqIhKl02IDO2kCmbYV5HPazOjo_uFpD27Pz25GY9rpK1CLWd2C5roOBkHhmOXx4LKgc8xRtRMWLdX4UmO4FyVBRW28YMYV3nPrImVZwCPMYH_A9qyZ-X0gsi60KTNb6CAxRMgky4UumLesElXBbQ9-r2ZdPbU0GiqlH5lULUgqgqQ6kHpwGpFZXxo5sNMJnFHVmZSyRbBOci1Y5bhmuZa1Zl56keXa88z0YC-isPG8FoAe9FdAq85g5wo9OStjcFQf_Oe2Y_g4vrmeqMnF9OoQPsXhtlsxfdhePC_9TwxOFuYoLclXpgLefw |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Electronic+Computer-Aided+Design+for+Low-Level+Modeling+of+Networks-on-Chip&rft.jtitle=IEEE+access&rft.au=Lezhnev%2C+Evgeny+V.&rft.au=Zunin%2C+Vladimir+V.&rft.au=Amerikanov%2C+Aleksandr+A.&rft.au=Romanov%2C+Aleksandr+Y.&rft.date=2024&rft.issn=2169-3536&rft.eissn=2169-3536&rft.volume=12&rft.spage=48750&rft.epage=48763&rft_id=info:doi/10.1109%2FACCESS.2024.3382710&rft.externalDBID=n%2Fa&rft.externalDocID=10_1109_ACCESS_2024_3382710 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2169-3536&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2169-3536&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2169-3536&client=summon |