Conditional speculative mixed decimal/binary adders via binary-coded-chiliad encoding
•Decimal arithmetic adders that accept BCC (radix-1000) encoded operands and produce BCC results are proposed.•Six different conditional speculation options are studied.•The best proposed design show advantages in area (17%), power (13%) and PDP (14%) measures, over the best previous relevant work....
Saved in:
Published in | Computers & electrical engineering Vol. 50; pp. 39 - 53 |
---|---|
Main Authors | , |
Format | Journal Article |
Language | English |
Published |
Elsevier Ltd
01.02.2016
|
Subjects | |
Online Access | Get full text |
ISSN | 0045-7906 1879-0755 |
DOI | 10.1016/j.compeleceng.2015.12.002 |
Cover
Loading…
Abstract | •Decimal arithmetic adders that accept BCC (radix-1000) encoded operands and produce BCC results are proposed.•Six different conditional speculation options are studied.•The best proposed design show advantages in area (17%), power (13%) and PDP (14%) measures, over the best previous relevant work.
Decimal arithmetic circuits, based on IEEE-754-2008 standard, commonly use 10-bit densely-packed-decimal (DPD) encoding of three binary-coded-decimal (BCD) digits. Binary-coded-chiliad (BCC) encoding, as storage (arithmetic) efficient as DPD (BCD), equivalently packs three BCD digits. No unpacking/packing to/from BCD (entailing extra delay/power) per each arithmetic operation (required in case of DPD), are necessary for BCC. Therefore, while abiding to DPD standard, we are motivated to design decimal arithmetic operators that accept BCC operands and produce BCC results. As such, DPD data from memory or input devices are converted to BCC, manipulated in BCC and stored in the BCC register file, during multi-operation decimal computations, and converted back to DPD only on reporting results to memory or output devices. In this paper, following a previous simple mixed BCC/binary adder, we design and synthesize more efficient ones, and compare them with previous relevant BCD and BCC adders to show advantages in area, and power.
[Display omitted] |
---|---|
AbstractList | Decimal arithmetic circuits, based on IEEE-754-2008 standard, commonly use 10-bit densely-packed-decimal (DPD) encoding of three binary-coded-decimal (BCD) digits. Binary-coded-chiliad (BCC) encoding, as storage (arithmetic) efficient as DPD (BCD), equivalently packs three BCD digits. No unpacking/packing to/from BCD (entailing extra delay/power) per each arithmetic operation (required in case of DPD), are necessary for BCC. Therefore, while abiding to DPD standard, we are motivated to design decimal arithmetic operators that accept BCC operands and produce BCC results. As such, DPD data from memory or input devices are converted to BCC, manipulated in BCC and stored in the BCC register file, during multi-operation decimal computations, and converted back to DPD only on reporting results to memory or output devices. In this paper, following a previous simple mixed BCC/binary adder, we design and synthesize more efficient ones, and compare them with previous relevant BCD and BCC adders to show advantages in area, and power. •Decimal arithmetic adders that accept BCC (radix-1000) encoded operands and produce BCC results are proposed.•Six different conditional speculation options are studied.•The best proposed design show advantages in area (17%), power (13%) and PDP (14%) measures, over the best previous relevant work. Decimal arithmetic circuits, based on IEEE-754-2008 standard, commonly use 10-bit densely-packed-decimal (DPD) encoding of three binary-coded-decimal (BCD) digits. Binary-coded-chiliad (BCC) encoding, as storage (arithmetic) efficient as DPD (BCD), equivalently packs three BCD digits. No unpacking/packing to/from BCD (entailing extra delay/power) per each arithmetic operation (required in case of DPD), are necessary for BCC. Therefore, while abiding to DPD standard, we are motivated to design decimal arithmetic operators that accept BCC operands and produce BCC results. As such, DPD data from memory or input devices are converted to BCC, manipulated in BCC and stored in the BCC register file, during multi-operation decimal computations, and converted back to DPD only on reporting results to memory or output devices. In this paper, following a previous simple mixed BCC/binary adder, we design and synthesize more efficient ones, and compare them with previous relevant BCD and BCC adders to show advantages in area, and power. [Display omitted] |
Author | Jaberipur, G. Dorrigiv, M. |
Author_xml | – sequence: 1 givenname: M. surname: Dorrigiv fullname: Dorrigiv, M. – sequence: 2 givenname: G. surname: Jaberipur fullname: Jaberipur, G. email: jaberipur@sbu.ac.ir |
BookMark | eNqNkE9LAzEQxYMoWKvfYb152TVJm2z2JFL8B4IXPYdsMlunpElNtkW_vSn1IJ48zZvhvQfzOyPHIQYg5JLRhlEmr1eNjesNeLAQlg2nTDSMN5TyIzJhqu1q2gpxTCaUzkXddlSekrOcV7TskqkJeVvE4HDEGIyv8gbs1psRd1Ct8RNc5cDi2vjrHoNJX5VxDlKudmiqw6W20YGr7Tt6NK6CUHYMy3NyMhif4eJnTsnb_d3r4rF-fnl4Wtw-13Ym5mPtWgOqG6hgbFBGgWxV3_dy4IYXoVrFGXNyMDPLpOts288HzgfhJHSdLHo2JVeH3k2KH1vIo15jtuC9CRC3WTPFxVyoTu2t3cFqU8w5waA3qbyWvjSjeo9Sr_QvlHqPUjOuC8qSvfmTtTiaPbQxGfT_algcGqDQ2CEknS0WWuAwgR21i_iPlm-h65wA |
CitedBy_id | crossref_primary_10_1016_j_compeleceng_2017_06_019 crossref_primary_10_1109_TVLSI_2021_3120065 crossref_primary_10_1016_j_compeleceng_2017_08_018 |
Cites_doi | 10.1109/12.257703 10.1109/TC.2011.43 10.1016/j.vlsi.2014.01.004 10.1109/MM.2013.126 10.1016/0045-7906(92)90043-D 10.1109/TC.1973.5009159 10.1109/T-C.1971.223362 10.1016/j.compeleceng.2014.08.013 10.1109/TC.2008.147 10.1016/0045-7906(94)90005-1 10.1109/TC.2005.129 10.1016/j.compeleceng.2010.03.009 |
ContentType | Journal Article |
Copyright | 2015 Elsevier Ltd |
Copyright_xml | – notice: 2015 Elsevier Ltd |
DBID | AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D |
DOI | 10.1016/j.compeleceng.2015.12.002 |
DatabaseName | CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional |
DatabaseTitle | CrossRef Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Professional |
DatabaseTitleList | Technology Research Database |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering |
EISSN | 1879-0755 |
EndPage | 53 |
ExternalDocumentID | 10_1016_j_compeleceng_2015_12_002 S0045790615004292 |
GroupedDBID | --K --M .DC .~1 0R~ 1B1 1~. 1~5 29F 4.4 457 4G. 5GY 5VS 7-5 71M 8P~ 9JN AACTN AAEDT AAEDW AAIAV AAIKJ AAKOC AALRI AAOAW AAQFI AAQXK AAXUO AAYFN ABBOA ABEFU ABFNM ABJNI ABMAC ABXDB ABYKQ ACDAQ ACGFO ACGFS ACNNM ACRLP ACZNC ADBBV ADEZE ADJOM ADMUD ADTZH AEBSH AECPX AEKER AENEX AFFNX AFKWA AFTJW AGHFR AGUBO AGYEJ AHHHB AHJVU AHZHX AIALX AIEXJ AIKHN AITUG AJBFU AJOXV ALMA_UNASSIGNED_HOLDINGS AMFUW AMRAJ AOUOD ASPBG AVWKF AXJTR AZFZN BJAXD BKOJK BLXMC CS3 DU5 EBS EFJIC EFLBG EJD EO8 EO9 EP2 EP3 FDB FEDTE FGOYB FIRID FNPLU FYGXN G-2 G-Q GBLVA GBOLZ HLZ HVGLF HZ~ IHE J1W JJJVA KOM LG9 LY7 M41 MO0 N9A O-L O9- OAUVE OZT P-8 P-9 P2P PC. PQQKQ Q38 R2- RIG ROL RPZ RXW SBC SDF SDG SDP SES SET SEW SPC SPCBC SST SSV SSZ T5K TAE TN5 UHS VOH WH7 WUQ XPP ZMT ~G- ~S- AATTM AAXKI AAYWO AAYXX ABWVN ACRPL ACVFH ADCNI ADNMO AEIPS AEUPX AFJKZ AFPUW AFXIZ AGCQF AGQPQ AGRNS AIGII AIIUN AKBMS AKRWK AKYEP ANKPU APXCP BNPGV CITATION SSH 7SC 7SP 8FD EFKBS JQ2 L7M L~C L~D |
ID | FETCH-LOGICAL-c354t-d7ae89f0511f8a8e678bbb6f2a28bb878211d6fa3c16d9c7b4f22f5d6e9964f23 |
IEDL.DBID | AIKHN |
ISSN | 0045-7906 |
IngestDate | Fri Sep 05 09:28:29 EDT 2025 Thu Apr 24 23:07:14 EDT 2025 Tue Jul 01 01:45:47 EDT 2025 Fri Feb 23 02:26:01 EST 2024 |
IsPeerReviewed | true |
IsScholarly | true |
Keywords | Speculative decimal addition Decimal computer arithmetic Densely packed decimal encoding Mixed decimal/binary adder Binary coded chiliad encoding |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-c354t-d7ae89f0511f8a8e678bbb6f2a28bb878211d6fa3c16d9c7b4f22f5d6e9964f23 |
Notes | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 23 |
PQID | 1825458982 |
PQPubID | 23500 |
PageCount | 15 |
ParticipantIDs | proquest_miscellaneous_1825458982 crossref_primary_10_1016_j_compeleceng_2015_12_002 crossref_citationtrail_10_1016_j_compeleceng_2015_12_002 elsevier_sciencedirect_doi_10_1016_j_compeleceng_2015_12_002 |
ProviderPackageCode | CITATION AAYXX |
PublicationCentury | 2000 |
PublicationDate | 2016-02-01 |
PublicationDateYYYYMMDD | 2016-02-01 |
PublicationDate_xml | – month: 02 year: 2016 text: 2016-02-01 day: 01 |
PublicationDecade | 2010 |
PublicationTitle | Computers & electrical engineering |
PublicationYear | 2016 |
Publisher | Elsevier Ltd |
Publisher_xml | – name: Elsevier Ltd |
References | Obaidat, Bleha (bib0006) 1992; 18 Singh, S., (2003) High-speed radix 100 parallel adder, international business machines corporation, U.S. patent 6546411 B1. Standards Committee (bib0009) 2008 Zhu, Jiang, Yang, Chen (bib0022) 2014; 40 Nannarelli (bib0003) 2014 Dorrigiv, Jaberipur (bib0004) 2014; 47 Haller, W., Krauch, U., Ludwigand, T., and Wetter, H. (1999) Combined binary/decimal adder unit, international business machines corporation, U.S. patent 5928319. Sedighi, Haddadi, Emami, Saffarpour (bib0002) 2015 Yoshida, Maruyama, Akizuki, Kan, Kiyota, Ikenishi, Itou, Watahiki, Okano (bib0005) 2013; 33 IBM Corporation, (2013) The ‘telco’ benchmark. Available at Wang, Schulte, Thompson, Jairam (bib0010) 2009; 58 Richards (bib0017) 1955 2003 [Retrieved 16.12.15]. Schmookler, Weinberger (bib0018) 1971; C-20 Schwarz (bib0001) 2015 Emami, Dorrigiv, Jaberipur (bib0012) 2012 Kogge, Stone (bib0021) 1973; C-22 Vázquez, Antelo (bib0015) 2006 Tajallipour, Wahid (bib0023) 2010; 36 IEEE IEEE Standard 754-2008 Working Group Mail Archive, available at Dorrigiv, M., Jaberipur, G., and Nannarelli, A. (2015) Binary coded chiliad (BCC): a power efficient internal encoding for decimal arithmetic, [submitted for publication]. Vázquez (bib0016) 2009 Chen, Han, Choi, Ko (bib0024) 2012; 61 Tyagi (bib0028) 1993; 42 Wang, Han, Seok-Bum (bib0026) 2012 Kenney, Schulte (bib0019) 2005; 54 Carlough, Collura, Mueller, Kroener (bib0008) 2011 Johnstone, Petry (bib0007) 1994; 20 [Retrieved on 16.12.15]. Véstias, Neto (bib0013) 2010 Wang (10.1016/j.compeleceng.2015.12.002_bib0026) 2012 Tyagi (10.1016/j.compeleceng.2015.12.002_bib0028) 1993; 42 Schwarz (10.1016/j.compeleceng.2015.12.002_bib0001) 2015 Johnstone (10.1016/j.compeleceng.2015.12.002_bib0007) 1994; 20 Sedighi (10.1016/j.compeleceng.2015.12.002_bib0002) 2015 Chen (10.1016/j.compeleceng.2015.12.002_bib0024) 2012; 61 Wang (10.1016/j.compeleceng.2015.12.002_bib0010) 2009; 58 Carlough (10.1016/j.compeleceng.2015.12.002_bib0008) 2011 Vázquez (10.1016/j.compeleceng.2015.12.002_bib0015) 2006 Dorrigiv (10.1016/j.compeleceng.2015.12.002_bib0004) 2014; 47 10.1016/j.compeleceng.2015.12.002_bib0011 10.1016/j.compeleceng.2015.12.002_bib0014 Tajallipour (10.1016/j.compeleceng.2015.12.002_bib0023) 2010; 36 Yoshida (10.1016/j.compeleceng.2015.12.002_bib0005) 2013; 33 Standards Committee (10.1016/j.compeleceng.2015.12.002_bib0009) 2008 Véstias (10.1016/j.compeleceng.2015.12.002_bib0013) 2010 Kogge (10.1016/j.compeleceng.2015.12.002_bib0021) 1973; C-22 Richards (10.1016/j.compeleceng.2015.12.002_bib0017) 1955 Kenney (10.1016/j.compeleceng.2015.12.002_bib0019) 2005; 54 Zhu (10.1016/j.compeleceng.2015.12.002_bib0022) 2014; 40 Nannarelli (10.1016/j.compeleceng.2015.12.002_bib0003) 2014 Schmookler (10.1016/j.compeleceng.2015.12.002_bib0018) 1971; C-20 10.1016/j.compeleceng.2015.12.002_bib0020 Emami (10.1016/j.compeleceng.2015.12.002_bib0012) 2012 Vázquez (10.1016/j.compeleceng.2015.12.002_bib0016) 2009 10.1016/j.compeleceng.2015.12.002_bib0025 Obaidat (10.1016/j.compeleceng.2015.12.002_bib0006) 1992; 18 10.1016/j.compeleceng.2015.12.002_bib0027 |
References_xml | – start-page: 139 year: 2011 end-page: 146 ident: bib0008 article-title: The IBM zEnterprise-196 decimal floating-point accelerator publication-title: Proceedings of the 20th IEEE symposium on computer arithmetic (ARITH '11) – reference: IEEE IEEE Standard 754-2008 Working Group Mail Archive, available at: – volume: 54 start-page: 953 year: 2005 end-page: 963 ident: bib0019 article-title: High-speed multioperand decimal adders publication-title: IEEE Trans Comput – start-page: 139 year: 2012 end-page: 144 ident: bib0012 article-title: Radix-10 addition with Radix-1000 encoding of decimal operands publication-title: Proceedings of the 16th CSI international symposium on computer architecture & digital systems – year: 2009 ident: bib0016 article-title: High-performance decimal floating-point units [Ph.D. dissertation] – volume: 61 start-page: 607 year: 2012 end-page: 621 ident: bib0024 article-title: Improved decimal floating-point logarithmic converter based on selection by rounding publication-title: IEEE Trans Comput – start-page: 1239 year: 2012 end-page: 1242 ident: bib0026 article-title: Design and implementation of a Radix-100 division unit publication-title: Proceedings of the IEEE international symposium on circuits and systems (ISCAS) – volume: 42 start-page: 1163 year: 1993 end-page: 1170 ident: bib0028 article-title: A reduced-area scheme for carry-select adders publication-title: IEEE Trans Comput – reference: Singh, S., (2003) High-speed radix 100 parallel adder, international business machines corporation, U.S. patent 6546411 B1. – start-page: 21 year: 2015 end-page: 23 ident: bib0002 article-title: A heuristic algorithm for high level synthesis of decimal arithmetic circuits using SystemC publication-title: Proceedings of the 10th international conference on design & technology of integrated systems in nanoscale era (DTIS) – volume: 33 start-page: 16 year: 2013 end-page: 24 ident: bib0005 article-title: Sparc64 X: Fujitsu's new-generation 16-Core processor for Unix servers publication-title: IEEE Micro – year: 2015 ident: bib0001 article-title: The IBM z13 SIMD accelerators for integer, string, and floating-point publication-title: SPECIAL SESSION on the state of the Art of FP units: Proceedings of the 22nd IEEE symposium on computer arithmetic (ARITH'15) – volume: 20 start-page: 39 year: 1994 end-page: 50 ident: bib0007 article-title: Design and analysis of non-binary radix floating point representations publication-title: Comput Electr Eng – reference: IBM Corporation, (2013) The ‘telco’ benchmark. Available at: – start-page: 47 year: 2006 end-page: 57 ident: bib0015 article-title: Conditional speculative decimal addition publication-title: Proceedings of the 7th conference on real numbers and computers – reference: , 2003 [Retrieved 16.12.15]. – start-page: 1 year: 2008 end-page: 58 ident: bib0009 article-title: IEEE standard for floating-point arithmetic. IEEE Standard 754-2008 – reference: Haller, W., Krauch, U., Ludwigand, T., and Wetter, H. (1999) Combined binary/decimal adder unit, international business machines corporation, U.S. patent 5928319. – start-page: 1 year: 2014 end-page: 6 ident: bib0003 article-title: Decimal engine for energy-efficient multicore processors publication-title: nd – year: 1955 ident: bib0017 article-title: Arithmetic operations in digital computers – reference: , [Retrieved on 16.12.15]. – volume: 47 start-page: 443 year: 2014 end-page: 451 ident: bib0004 article-title: Low area/power decimal addition with carry-select correction and carry-select sum-digits publication-title: Integr VLSI J – volume: 58 start-page: 322 year: 2009 end-page: 335 ident: bib0010 article-title: Hardware designs for decimal floating-point addition and related operations publication-title: IEEE Trans Comput – start-page: 73 year: 2010 end-page: 78 ident: bib0013 article-title: Parallel decimal multipliers using binary multipliers publication-title: Proceedings of the 6th IEEE southern programmable logic conference – volume: C-20 start-page: 862 year: 1971 end-page: 866 ident: bib0018 article-title: High speed decimal addition publication-title: IEEE Trans Comput – volume: 18 start-page: 357 year: 1992 end-page: 363 ident: bib0006 article-title: A decimal multiplication algorithm for microcomputers publication-title: Comput Electr Eng – volume: 40 start-page: 2126 year: 2014 end-page: 2138 ident: bib0022 article-title: On high-performance parallel decimal fixed-point multiplier designs publication-title: Comput Electr Eng – volume: 36 start-page: 1066 year: 2010 end-page: 1074 ident: bib0023 article-title: Error-free algorithm and architecture of radix-10 logarithmic converter publication-title: Comput Electr Eng – reference: Dorrigiv, M., Jaberipur, G., and Nannarelli, A. (2015) Binary coded chiliad (BCC): a power efficient internal encoding for decimal arithmetic, [submitted for publication]. – volume: C-22 start-page: 786 year: 1973 end-page: 793 ident: bib0021 article-title: A parallel algorithm for the efficient solution of a general class of recurrence equations publication-title: IEEE Trans Comput – start-page: 1 year: 2008 ident: 10.1016/j.compeleceng.2015.12.002_bib0009 – year: 2015 ident: 10.1016/j.compeleceng.2015.12.002_bib0001 article-title: The IBM z13 SIMD accelerators for integer, string, and floating-point – volume: 42 start-page: 1163 year: 1993 ident: 10.1016/j.compeleceng.2015.12.002_bib0028 article-title: A reduced-area scheme for carry-select adders publication-title: IEEE Trans Comput doi: 10.1109/12.257703 – volume: 61 start-page: 607 year: 2012 ident: 10.1016/j.compeleceng.2015.12.002_bib0024 article-title: Improved decimal floating-point logarithmic converter based on selection by rounding publication-title: IEEE Trans Comput doi: 10.1109/TC.2011.43 – volume: 47 start-page: 443 year: 2014 ident: 10.1016/j.compeleceng.2015.12.002_bib0004 article-title: Low area/power decimal addition with carry-select correction and carry-select sum-digits publication-title: Integr VLSI J doi: 10.1016/j.vlsi.2014.01.004 – ident: 10.1016/j.compeleceng.2015.12.002_bib0014 – volume: 33 start-page: 16 year: 2013 ident: 10.1016/j.compeleceng.2015.12.002_bib0005 article-title: Sparc64 X: Fujitsu's new-generation 16-Core processor for Unix servers publication-title: IEEE Micro doi: 10.1109/MM.2013.126 – volume: 18 start-page: 357 year: 1992 ident: 10.1016/j.compeleceng.2015.12.002_bib0006 article-title: A decimal multiplication algorithm for microcomputers publication-title: Comput Electr Eng doi: 10.1016/0045-7906(92)90043-D – start-page: 1 year: 2014 ident: 10.1016/j.compeleceng.2015.12.002_bib0003 article-title: Decimal engine for energy-efficient multicore processors – ident: 10.1016/j.compeleceng.2015.12.002_bib0020 – volume: C-22 start-page: 786 year: 1973 ident: 10.1016/j.compeleceng.2015.12.002_bib0021 article-title: A parallel algorithm for the efficient solution of a general class of recurrence equations publication-title: IEEE Trans Comput doi: 10.1109/TC.1973.5009159 – year: 1955 ident: 10.1016/j.compeleceng.2015.12.002_bib0017 – start-page: 73 year: 2010 ident: 10.1016/j.compeleceng.2015.12.002_bib0013 article-title: Parallel decimal multipliers using binary multipliers – volume: C-20 start-page: 862 year: 1971 ident: 10.1016/j.compeleceng.2015.12.002_bib0018 article-title: High speed decimal addition publication-title: IEEE Trans Comput doi: 10.1109/T-C.1971.223362 – start-page: 47 year: 2006 ident: 10.1016/j.compeleceng.2015.12.002_bib0015 article-title: Conditional speculative decimal addition – year: 2009 ident: 10.1016/j.compeleceng.2015.12.002_bib0016 – volume: 40 start-page: 2126 year: 2014 ident: 10.1016/j.compeleceng.2015.12.002_bib0022 article-title: On high-performance parallel decimal fixed-point multiplier designs publication-title: Comput Electr Eng doi: 10.1016/j.compeleceng.2014.08.013 – volume: 58 start-page: 322 year: 2009 ident: 10.1016/j.compeleceng.2015.12.002_bib0010 article-title: Hardware designs for decimal floating-point addition and related operations publication-title: IEEE Trans Comput doi: 10.1109/TC.2008.147 – ident: 10.1016/j.compeleceng.2015.12.002_bib0011 – volume: 20 start-page: 39 year: 1994 ident: 10.1016/j.compeleceng.2015.12.002_bib0007 article-title: Design and analysis of non-binary radix floating point representations publication-title: Comput Electr Eng doi: 10.1016/0045-7906(94)90005-1 – ident: 10.1016/j.compeleceng.2015.12.002_bib0027 – start-page: 139 year: 2011 ident: 10.1016/j.compeleceng.2015.12.002_bib0008 article-title: The IBM zEnterprise-196 decimal floating-point accelerator – start-page: 139 year: 2012 ident: 10.1016/j.compeleceng.2015.12.002_bib0012 article-title: Radix-10 addition with Radix-1000 encoding of decimal operands – volume: 54 start-page: 953 year: 2005 ident: 10.1016/j.compeleceng.2015.12.002_bib0019 article-title: High-speed multioperand decimal adders publication-title: IEEE Trans Comput doi: 10.1109/TC.2005.129 – volume: 36 start-page: 1066 year: 2010 ident: 10.1016/j.compeleceng.2015.12.002_bib0023 article-title: Error-free algorithm and architecture of radix-10 logarithmic converter publication-title: Comput Electr Eng doi: 10.1016/j.compeleceng.2010.03.009 – ident: 10.1016/j.compeleceng.2015.12.002_bib0025 – start-page: 21 year: 2015 ident: 10.1016/j.compeleceng.2015.12.002_bib0002 article-title: A heuristic algorithm for high level synthesis of decimal arithmetic circuits using SystemC – start-page: 1239 year: 2012 ident: 10.1016/j.compeleceng.2015.12.002_bib0026 article-title: Design and implementation of a Radix-100 division unit |
SSID | ssj0004618 |
Score | 2.0744357 |
Snippet | •Decimal arithmetic adders that accept BCC (radix-1000) encoded operands and produce BCC results are proposed.•Six different conditional speculation options... Decimal arithmetic circuits, based on IEEE-754-2008 standard, commonly use 10-bit densely-packed-decimal (DPD) encoding of three binary-coded-decimal (BCD)... |
SourceID | proquest crossref elsevier |
SourceType | Aggregation Database Enrichment Source Index Database Publisher |
StartPage | 39 |
SubjectTerms | Arithmetic Binary coded chiliad encoding Body centered cubic lattice Decimal computer arithmetic Decimals Densely packed decimal encoding Design engineering Digits Electric power generation Encoding Mixed decimal/binary adder Speculative decimal addition |
Title | Conditional speculative mixed decimal/binary adders via binary-coded-chiliad encoding |
URI | https://dx.doi.org/10.1016/j.compeleceng.2015.12.002 https://www.proquest.com/docview/1825458982 |
Volume | 50 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwpV3NaxUxEB_qK4gexE-sHyUFr_E12U02AS_lYXkq9uSD3kKySWSl3Vfa1-LJv92Z3aw-xUPBWzZL2GWS_GYymd8MwBupo89BNrxFe5fXdfYcj2CGh8bgC6nbsXTC5xO9XNUfT9XpDiwmLgyFVRbsHzF9QOvSMy_SnF90HXF8a9XYIaM5oSri8K6srFYz2D368Gl5skWPFCMg15Sd8VDfhYPfYV4UuU0VZ1L_lQK91OAcLE6Wf6ipvwB70ELHD-FBMR_Z0fiHj2An9Y_h_lZSwSewWqzpGnpw8TEiUg4Fum4SO---p8hiartzfzYPAxGXEfBcXrGbzrOxhxPJPXIieXc-MspzSertKayO339ZLHkpnsDbStUbHhufjM2450Q23iRUSiEEnaWX2DBoGAgRdfZVK3S0bRPqLGVWUSc8AWG7egazft2n58CSirkNVgShYp0STq23oTKHEY1D21ixB2aSlWtLZnEqcHHmphCyb25LzI7E7IR0KOY9kL-GXozpNW4z6N00Ie6PteJQDdxm-ME0iQ73El2Q-D6tr6-coOOyMtbIF__3iZdwD59KdPcrmG0ur9NrNF42YR_uvP0h9ssS_QnoZPID |
linkProvider | Elsevier |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwpV1NaxsxEBXGgbY5hDRtadomVaBX1ZZW2tVCLsHEOImdUwy5CWkllS3JOiSOyam_vTP70bolB0NuQkLsMiO9GUlvZgj5JlJvoxMZK8DfZVJGy-AIppnLNAyItGhKJ8wu08lcnl-r6x4ZdbEwSKtssb_B9Bqt255BK83BXVlijK9UWV5nNEdUBRzekirJkNf3_RdfC47kDRxLzM04TF-Ro78kL-RtY72ZUP1AmpeqrwbbK5ZnjNR_cF3boPEu2WmdR3rS_N9b0gvVHtleSyn4jsxHC3yEri_4KIZR1uW5VoHelk_BUx-K8tbeDFwdhksRdu4f6Kq0tOlhGOLuGYZ4l9ZTzHKJxu09mY9Pr0YT1pZOYEWi5JL5zAadR9hxPGqrA5gk51wahRXQ0OAWcO7TaJOCpz4vMiejEFH5NMD5B9rJB9KvFlX4SGhQPhYu544rL0MAxdrcJXrowTXMs5zvE93JyhRtXnEsb3FjOgLZT7MmZoNiNlwYEPM-EX-m3jXJNTaZdNwpxPyzUgwYgU2mH3VKNLCT8HnEVmHx-GA4HpaVzrX49LJPfCWvJ1ezqZmeXV58Jm9gpOV5fyH95f1jOAA3ZukO62X6G_qA8s4 |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Conditional+speculative+mixed+decimal%2Fbinary+adders+via+binary-coded-chiliad+encoding&rft.jtitle=Computers+%26+electrical+engineering&rft.au=Dorrigiv%2C+M.&rft.au=Jaberipur%2C+G.&rft.date=2016-02-01&rft.issn=0045-7906&rft.volume=50&rft.spage=39&rft.epage=53&rft_id=info:doi/10.1016%2Fj.compeleceng.2015.12.002&rft.externalDBID=n%2Fa&rft.externalDocID=10_1016_j_compeleceng_2015_12_002 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0045-7906&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0045-7906&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0045-7906&client=summon |