Spatiotemporal Graph and Hypergraph Partitioning Models for Sparse Matrix-Vector Multiplication on Many-Core Architectures

There exist graph/hypergraph partitioning-based row/column reordering methods for encoding either spatial or temporal locality for sparse matrix-vector multiplication (SpMV) operations. Spatial and temporal hypergraph models in these methods are extended to encapsulate both spatial and temporal loca...

Full description

Saved in:
Bibliographic Details
Published inIEEE transactions on parallel and distributed systems Vol. 30; no. 2; pp. 445 - 458
Main Authors Abubaker, Nabil, Akbudak, Kadir, Aykanat, Cevdet
Format Journal Article
LanguageEnglish
Published New York IEEE 01.02.2019
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects
Online AccessGet full text

Cover

Loading…
Abstract There exist graph/hypergraph partitioning-based row/column reordering methods for encoding either spatial or temporal locality for sparse matrix-vector multiplication (SpMV) operations. Spatial and temporal hypergraph models in these methods are extended to encapsulate both spatial and temporal localities based on cut/uncut net categorization obtained from vertex partitioning. These extensions of spatial and temporal hypergraph models encode the spatial locality primarily and the temporal locality secondarily, and vice-versa, respectively. However, the literature lacks models that simultaneously encode both spatial and temporal localities utilizing only vertex partitioning for further improving the performance of SpMV on shared-memory architectures. In order to fill this gap, we propose a novel spatiotemporal hypergraph model that leads to a one-phase spatiotemporal reordering method which encodes both types of locality simultaneously. We also propose a framework for spatiotemporal methods which encodes both types of locality in two dependent phases and two separate phases. The validity of the proposed spatiotemporal models and methods are tested on a wide range of sparse matrices and the experiments are performed on both a 60-core Intel Xeon Phi processor and a Xeon processor. Results show the validity of the methods via almost doubling the Gflop/s performance through enhancing data locality in parallel SpMV operations.
AbstractList There exist graph/hypergraph partitioning-based row/column reordering methods for encoding either spatial or temporal locality for sparse matrix-vector multiplication (SpMV) operations. Spatial and temporal hypergraph models in these methods are extended to encapsulate both spatial and temporal localities based on cut/uncut net categorization obtained from vertex partitioning. These extensions of spatial and temporal hypergraph models encode the spatial locality primarily and the temporal locality secondarily, and vice-versa, respectively. However, the literature lacks models that simultaneously encode both spatial and temporal localities utilizing only vertex partitioning for further improving the performance of SpMV on shared-memory architectures. In order to fill this gap, we propose a novel spatiotemporal hypergraph model that leads to a one-phase spatiotemporal reordering method which encodes both types of locality simultaneously. We also propose a framework for spatiotemporal methods which encodes both types of locality in two dependent phases and two separate phases. The validity of the proposed spatiotemporal models and methods are tested on a wide range of sparse matrices and the experiments are performed on both a 60-core Intel Xeon Phi processor and a Xeon processor. Results show the validity of the methods via almost doubling the Gflop/s performance through enhancing data locality in parallel SpMV operations.
Author Akbudak, Kadir
Aykanat, Cevdet
Abubaker, Nabil
Author_xml – sequence: 1
  givenname: Nabil
  orcidid: 0000-0002-5060-3059
  surname: Abubaker
  fullname: Abubaker, Nabil
  email: nabil.abubaker@bilkent.edu.tr
  organization: Department of Computer Engineering, Bilkent University, Ankara, Turkey
– sequence: 2
  givenname: Kadir
  orcidid: 0000-0002-1057-1590
  surname: Akbudak
  fullname: Akbudak, Kadir
  email: kadir.akbudak@kaust.edu.sa
  organization: Department of Applied Mathematics and Computational Science, Extreme Computing Research Center, King Abdullah University of Science and Technology, KSA, Thuwal, Saudi Arabia
– sequence: 3
  givenname: Cevdet
  orcidid: 0000-0002-4559-1321
  surname: Aykanat
  fullname: Aykanat, Cevdet
  email: aykanat@cs.bilkent.edu.tr
  organization: Department of Computer Engineering, Bilkent University, Ankara, Turkey
BookMark eNo9kNtKAzEQhoNUsK0-gHgT8HprZjbZ7l5KPYJFwcPtkmaTNmXdrEkK1qc3tUUYmAPfPzP8IzLoXKcJOQc2AWDV1dvLzesEGZQTLAs-xeqIDEGIMkMo80GqGRdZhVCdkFEIa8aAC8aH5Oe1l9G6qD9752VL773sV1R2DX3Y9tov_9oX6aNNVGe7JZ27RreBGudp0vqg6VxGb7-zD61iGs43bbR9a9Vub0dTzGW3zWbOa3rt1crGxG28Dqfk2Mg26LNDHpP3u9u32UP29Hz_OLt-ylSeFzFDYYopU2JRlaopeaqUKVghkU-NqRpoEABzRJ6jgAUaVLmuJBqx4FwWCPmYXO739t59bXSI9dptfJdO1ghFxQUwwRMFe0p5F4LXpu69_ZR-WwOrdxbXO4vrncX1weKkudhrrNb6ny_TJ4BF_gtto3rw
CODEN ITDSEO
CitedBy_id crossref_primary_10_3390_app12199812
crossref_primary_10_1007_s11227_021_04123_6
crossref_primary_10_1109_TNSE_2023_3322584
crossref_primary_10_1145_3604606
crossref_primary_10_1109_JIOT_2019_2947257
crossref_primary_10_1016_j_jpdc_2021_08_002
crossref_primary_10_1142_S012962642450004X
Cites_doi 10.1109/SUPERC.1992.236646
10.1137/080733243
10.1007/s11227-008-0225-x
10.1016/j.parco.2011.08.004
10.1016/j.parco.2008.12.006
10.1007/BF01385726
10.1016/B978-0-12-802118-7.00027-3
10.1109/IPPS.1998.669929
10.1109/TPDS.2017.2656893
10.1145/1065895.1065899
10.1147/rd.416.0711
10.1007/3-540-40889-4_6
10.1007/s11432-016-5588-7
10.1007/s101070100263
10.1109/ICPPW.2010.38
10.1016/0306-4379(96)00024-5
10.1109/TPDS.2006.88
10.1007/978-3-642-55224-3_52
10.1137/100813956
10.1109/TPDS.2015.2453970
10.1145/301618.301670
10.1109/TPDS.2013.31
10.1109/71.780863
10.1145/331532.331562
10.1109/HIPC.1997.634472
10.1145/2049662.2049663
10.1137/S1064827595287997
10.1145/355984.355989
10.1137/1.9780898718003
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019
DBID 97E
RIA
RIE
AAYXX
CITATION
7SC
7SP
8FD
JQ2
L7M
L~C
L~D
DOI 10.1109/TPDS.2018.2864729
DatabaseName IEEE All-Society Periodicals Package (ASPP) 2005-present
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
Computer and Information Systems Abstracts
Electronics & Communications Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
DatabaseTitle CrossRef
Technology Research Database
Computer and Information Systems Abstracts – Academic
Electronics & Communications Abstracts
ProQuest Computer Science Collection
Computer and Information Systems Abstracts
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts Professional
DatabaseTitleList
Technology Research Database
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Computer Science
EISSN 1558-2183
EndPage 458
ExternalDocumentID 10_1109_TPDS_2018_2864729
8432126
Genre orig-research
GrantInformation_xml – fundername: The Scientific and Technological Research Council of Turkey TUBITAK
  grantid: EEEAG-115E212
GroupedDBID --Z
-~X
.DC
0R~
29I
4.4
5GY
6IK
97E
AAJGR
AASAJ
ABQJQ
ABVLG
ACGFO
ACIWK
AENEX
AKJIK
ALMA_UNASSIGNED_HOLDINGS
ASUFR
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
EBS
EJD
HZ~
IEDLZ
IFIPE
IPLJI
JAVBF
LAI
M43
MS~
O9-
OCL
P2P
PQQKQ
RIA
RIC
RIE
RIG
RNS
TN5
TWZ
UHB
AAYXX
CITATION
7SC
7SP
8FD
JQ2
L7M
L~C
L~D
ID FETCH-LOGICAL-c336t-25f670c5b98cd840c5cf606a247ff9d1d211232243251b2f2c3e9a2f5b44a6213
IEDL.DBID RIE
ISSN 1045-9219
IngestDate Thu Oct 10 20:23:19 EDT 2024
Fri Aug 23 00:58:45 EDT 2024
Wed Jun 26 19:28:04 EDT 2024
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed true
IsScholarly true
Issue 2
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c336t-25f670c5b98cd840c5cf606a247ff9d1d211232243251b2f2c3e9a2f5b44a6213
ORCID 0000-0002-5060-3059
0000-0002-1057-1590
0000-0002-4559-1321
OpenAccessLink https://repository.kaust.edu.sa/bitstream/10754/628848/1/08432126.pdf
PQID 2169451054
PQPubID 85437
PageCount 14
ParticipantIDs crossref_primary_10_1109_TPDS_2018_2864729
proquest_journals_2169451054
ieee_primary_8432126
PublicationCentury 2000
PublicationDate 2019-02-01
PublicationDateYYYYMMDD 2019-02-01
PublicationDate_xml – month: 02
  year: 2019
  text: 2019-02-01
  day: 01
PublicationDecade 2010
PublicationPlace New York
PublicationPlace_xml – name: New York
PublicationTitle IEEE transactions on parallel and distributed systems
PublicationTitleAbbrev TPDS
PublicationYear 2019
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
ref12
ref15
ref14
ref31
ref30
ref11
catalyürek (ref16) 1999; 6533
ref32
ref10
ref2
ref1
ref17
ref18
yzelman (ref9) 2015
ref24
ref23
ref26
ref25
golub (ref19) 2012; 3
ref20
ref22
ref21
ref28
ref27
ref29
ref8
ref7
ref4
ref3
ref6
ref5
References_xml – ident: ref30
  doi: 10.1109/SUPERC.1992.236646
– ident: ref10
  doi: 10.1137/080733243
– ident: ref6
  doi: 10.1007/s11227-008-0225-x
– ident: ref3
  doi: 10.1016/j.parco.2011.08.004
– ident: ref31
  doi: 10.1016/j.parco.2008.12.006
– ident: ref21
  doi: 10.1007/BF01385726
– ident: ref7
  doi: 10.1016/B978-0-12-802118-7.00027-3
– ident: ref23
  doi: 10.1109/IPPS.1998.669929
– ident: ref4
  doi: 10.1109/TPDS.2017.2656893
– ident: ref25
  doi: 10.1145/1065895.1065899
– ident: ref11
  doi: 10.1147/rd.416.0711
– ident: ref29
  doi: 10.1007/3-540-40889-4_6
– ident: ref1
  doi: 10.1007/s11432-016-5588-7
– ident: ref17
  doi: 10.1007/s101070100263
– volume: 3
  year: 2012
  ident: ref19
  publication-title: Matrix Computations
  contributor:
    fullname: golub
– ident: ref18
  doi: 10.1109/ICPPW.2010.38
– ident: ref5
  doi: 10.1016/0306-4379(96)00024-5
– ident: ref24
  doi: 10.1109/TPDS.2006.88
– ident: ref27
  doi: 10.1007/978-3-642-55224-3_52
– ident: ref2
  doi: 10.1137/100813956
– ident: ref32
  doi: 10.1109/TPDS.2015.2453970
– ident: ref28
  doi: 10.1145/301618.301670
– start-page: 6:1
  year: 2015
  ident: ref9
  article-title: Generalised vectorization for sparse matrix-vector multiplication
  publication-title: Proc 4th Workshop Irregular Appl Archit Algorithms
  contributor:
    fullname: yzelman
– ident: ref8
  doi: 10.1109/TPDS.2013.31
– ident: ref13
  doi: 10.1109/71.780863
– volume: 6533
  year: 1999
  ident: ref16
  article-title: PaToH: A multilevel hypergraph partitioning tool, version 3.0
  contributor:
    fullname: catalyürek
– ident: ref26
  doi: 10.1145/331532.331562
– ident: ref12
  doi: 10.1109/HIPC.1997.634472
– ident: ref14
  doi: 10.1145/2049662.2049663
– ident: ref15
  doi: 10.1137/S1064827595287997
– ident: ref22
  doi: 10.1145/355984.355989
– ident: ref20
  doi: 10.1137/1.9780898718003
SSID ssj0014504
Score 2.3699532
Snippet There exist graph/hypergraph partitioning-based row/column reordering methods for encoding either spatial or temporal locality for sparse matrix-vector...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Publisher
StartPage 445
SubjectTerms Bipartite graph
bipartite graph model
Computer architecture
Computer memory
data locality
Data models
Encoding
graph model
graph partitioning
Graph theory
Graphs
hypergraph model
hypergraph partitioning
Intel many integrated core architecture
Intel Xeon Phi
Mathematical analysis
Matrix algebra
Matrix methods
Microprocessors
Multiplication
Partitioning
Sparse matrices
Sparse matrix
sparse matrix-vector multiplication
Sparsity
spatial locality
Spatiotemporal phenomena
Task analysis
Taxonomy
temporal locality
Title Spatiotemporal Graph and Hypergraph Partitioning Models for Sparse Matrix-Vector Multiplication on Many-Core Architectures
URI https://ieeexplore.ieee.org/document/8432126
https://www.proquest.com/docview/2169451054
Volume 30
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07T8MwED5RJhgoUBCFgjwwIVISP9J4ROVRIQVVakFsUew4C1WL-pBQfz1nx63KY0DKkCGObJ8f3_k-fwdwWUZU5Qg0AkcO47hBBcrdRmOI_nWSxLlT50-f494Lf3oTb1twvb4LY4xx5DPTtq8ull9M9MIeld0knOFKG9egloS0uqu1jhhw4VIFonchAonT0Ecwo1DeDPt3A0viSto0sWrp8tse5JKq_FqJ3fbyUId0VbGKVfLeXsxVWy9_aDb-t-b7sOdxJrmtBsYBbJnxIdRXORyIn9KHsLshSNiA5cARrL1e1Yg8Wjlrko8L0kN_derUrUnfjjZ_jktsLrXRjCD0JVh2OjMktaL_n8GrCweQtCIs-pNBgk-Ky0_QxQaQ240gxuwIXh7uh91e4LMzBJqxeB5QUcadUAslE12gm6iFLtEbyinvlKUsogJdS4RrFFsuIkVLqpmROS2F4jyPacSOYXs8GZsTIKqgjBXKSruFXFEjqdbU0JzLSBQlk024Wtkr-6hEODLnvIQys8bNrHEzb9wmNGz_rz_0Xd-E1srCmZ-ms4xGseQWYvLTv0udwQ7-W1Y07RZsz6cLc44oZK4u3PD7Alry2Xs
link.rule.ids 315,786,790,802,27955,27956,55107
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV05T8MwFH4qMAADN6JQwAMTIiXxkcYj4irQICQKYotix1moCuohIX49z45blWNAypAhVmw_2-_6_D2AozKiKkdDI3DgMI4KKlDuNhpD618nSZw7dv70Pm4_8dsX8VKDk-ldGGOMA5-Zpn11ufziTY9tqOw04QxP2ngOFlDPh63qttY0Z8CFKxaI_oUIJG5En8OMQnnafbh4tDCupEkTy5cuv2khV1bl11nsFMzVKqSTrlW4ktfmeKSa-vMHa-N_-74GK97SJGfV0liHmulvwOqkigPxm3oDlmcoCTfh89FBrD1jVY9cW0JrkvcL0kaPdeD4rcmDXW8-kktsNbXekKDxS7DtYGhIamn_P4JnlxAgaQVZ9LFBgk-KB1BwjgMgZzNpjOEWPF1dds_bga_PEGjG4lFARRm3Qi2UTHSBjqIWukR_KKe8VZayiAp0LtFgozhyESlaUs2MzGkpFOd5TCO2DfP9t77ZAaIKylihLLlbyBU1kmpNDc25jERRMlmH44m8sveKhiNz7ksoMyvczAo388Ktw6ad_-mHfurr0JhIOPMbdZjRKJbcGpl89-9Wh7DY7qadrHNzf7cHS_gfWYG2GzA_GozNPtokI3XgluIX9arczw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Spatiotemporal+Graph+and+Hypergraph+Partitioning+Models+for+Sparse+Matrix-Vector+Multiplication+on+Many-Core+Architectures&rft.jtitle=IEEE+transactions+on+parallel+and+distributed+systems&rft.au=Abubaker%2C+Nabil&rft.au=Akbudak%2C+Kadir&rft.au=Aykanat%2C+Cevdet&rft.date=2019-02-01&rft.pub=The+Institute+of+Electrical+and+Electronics+Engineers%2C+Inc.+%28IEEE%29&rft.issn=1045-9219&rft.eissn=1558-2183&rft.volume=30&rft.issue=2&rft.spage=445&rft_id=info:doi/10.1109%2FTPDS.2018.2864729&rft.externalDBID=NO_FULL_TEXT
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1045-9219&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1045-9219&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1045-9219&client=summon