A Double Bit Approximate Adder Providing a New Design Perspective for Gate-Level Design
In the modern Block-chain and Artificial Intelligence era, energy efficiency has become one of the most important design concerns. Approximate computing is a new and an evolving field promising to provide energy-accuracy trade-off. Several applications are tolerant to small degradation in results, a...
Saved in:
Published in | Journal of circuits, systems, and computers Vol. 31; no. 4 |
---|---|
Main Authors | , |
Format | Journal Article |
Language | English |
Published |
Singapore
World Scientific Publishing Company
15.03.2022
World Scientific Publishing Co. Pte., Ltd |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | In the modern Block-chain and Artificial Intelligence era, energy efficiency has become one of the most important design concerns. Approximate computing is a new and an evolving field promising to provide energy-accuracy trade-off. Several applications are tolerant to small degradation in results, and hence tasks like image and video processing are candidates to benefit from Approximate Computing. In this paper, we propose a new design approach for designing approximate adders and further optimize the accuracy and cost metrics. Our approach is based on minimizing the errors while cascading more than one 1-bit adder. We insert
|
error
|
=
1
on specific locations to achieve a reasonable circuit minimization and reduce the
error
×
count
gate
cost. We compare our design with exact adder and relevant state-of-the-art approximate adders. Through analysis and simulations, we show that our approach provides higher accuracy and far better performance compared with other designs. The proposed double bit approximate adder provides more than 25% savings in gate count compared with the exact adder, has a mean absolute error of 0.25 which is lowest among all the reference approximate adders and reduces the power-delay product by more than 60% compared to the exact adder. When employed for image filtering, the proposed design provides a
PSNR
avg
of 96%, a
SNR
avg
of 95% and a
SSIM
avg
of 91% relative to the actual results, while the second best approximate adder only achieves 64%, 54% and 71% of these image quality metrics, respectively. |
---|---|
AbstractList | In the modern Block-chain and Artificial Intelligence era, energy efficiency has become one of the most important design concerns. Approximate computing is a new and an evolving field promising to provide energy-accuracy trade-off. Several applications are tolerant to small degradation in results, and hence tasks like image and video processing are candidates to benefit from Approximate Computing. In this paper, we propose a new design approach for designing approximate adders and further optimize the accuracy and cost metrics. Our approach is based on minimizing the errors while cascading more than one 1-bit adder. We insert |error|=1 on specific locations to achieve a reasonable circuit minimization and reduce the error×countgate cost. We compare our design with exact adder and relevant state-of-the-art approximate adders. Through analysis and simulations, we show that our approach provides higher accuracy and far better performance compared with other designs. The proposed double bit approximate adder provides more than 25% savings in gate count compared with the exact adder, has a mean absolute error of 0.25 which is lowest among all the reference approximate adders and reduces the power-delay product by more than 60% compared to the exact adder. When employed for image filtering, the proposed design provides a PSNRavg of 96%, a SNRavg of 95% and a SSIMavg of 91% relative to the actual results, while the second best approximate adder only achieves 64%, 54% and 71% of these image quality metrics, respectively. In the modern Block-chain and Artificial Intelligence era, energy efficiency has become one of the most important design concerns. Approximate computing is a new and an evolving field promising to provide energy-accuracy trade-off. Several applications are tolerant to small degradation in results, and hence tasks like image and video processing are candidates to benefit from Approximate Computing. In this paper, we propose a new design approach for designing approximate adders and further optimize the accuracy and cost metrics. Our approach is based on minimizing the errors while cascading more than one 1-bit adder. We insert [Formula: see text] on specific locations to achieve a reasonable circuit minimization and reduce the [Formula: see text] cost. We compare our design with exact adder and relevant state-of-the-art approximate adders. Through analysis and simulations, we show that our approach provides higher accuracy and far better performance compared with other designs. The proposed double bit approximate adder provides more than 25% savings in gate count compared with the exact adder, has a mean absolute error of 0.25 which is lowest among all the reference approximate adders and reduces the power-delay product by more than 60% compared to the exact adder. When employed for image filtering, the proposed design provides a [Formula: see text] of 96%, a [Formula: see text] of 95% and a [Formula: see text] of 91% relative to the actual results, while the second best approximate adder only achieves 64%, 54% and 71% of these image quality metrics, respectively. In the modern Block-chain and Artificial Intelligence era, energy efficiency has become one of the most important design concerns. Approximate computing is a new and an evolving field promising to provide energy-accuracy trade-off. Several applications are tolerant to small degradation in results, and hence tasks like image and video processing are candidates to benefit from Approximate Computing. In this paper, we propose a new design approach for designing approximate adders and further optimize the accuracy and cost metrics. Our approach is based on minimizing the errors while cascading more than one 1-bit adder. We insert | error | = 1 on specific locations to achieve a reasonable circuit minimization and reduce the error × count gate cost. We compare our design with exact adder and relevant state-of-the-art approximate adders. Through analysis and simulations, we show that our approach provides higher accuracy and far better performance compared with other designs. The proposed double bit approximate adder provides more than 25% savings in gate count compared with the exact adder, has a mean absolute error of 0.25 which is lowest among all the reference approximate adders and reduces the power-delay product by more than 60% compared to the exact adder. When employed for image filtering, the proposed design provides a PSNR avg of 96%, a SNR avg of 95% and a SSIM avg of 91% relative to the actual results, while the second best approximate adder only achieves 64%, 54% and 71% of these image quality metrics, respectively. |
Author | Maroof, Naeem Al-Zahrani, Ali Y. |
Author_xml | – sequence: 1 givenname: Naeem surname: Maroof fullname: Maroof, Naeem – sequence: 2 givenname: Ali Y. surname: Al-Zahrani fullname: Al-Zahrani, Ali Y. |
BookMark | eNp9kM1OwzAQhC1UJNrCA3CzxDngv8TJMbRQkCqoBIhj5DibylWIg-228PakasWBSpz2MPPN7s4IDVrbAkKXlFxTKtjNC2E0pSxJGIsJSWJ5goZUZjxKRCwGaLiTo51-hkberwghIk7JEL3neGrXZQP41gScd52zX-ZDBcB5VYHDC2c3pjLtEiv8BFs8BW-WLV6A8x3oYDaAa-vwrCeiOWygOTjO0WmtGg8XhzlGb_d3r5OHaP48e5zk80hzKmREeZoxAlXFFVcZS0uqhYCsVlSlNWQVE2UiNQWtpUiqftS6JBQokcBKnko-Rlf73P7wzzX4UKzs2rX9yoIlPOvDOSG9i-5d2lnvHdRF5_ov3XdBSbHrrzjqr2fkH0aboIKxbXDKNP-SZE9urWsqrw20wdRG_y49Rn4A6_yEFQ |
CitedBy_id | crossref_primary_10_3390_electronics11193095 |
Cites_doi | 10.1109/ISCAS.2014.6865442 10.1109/TVLSI.2017.2657799 10.1109/TENCON.2018.8650127 10.1109/ICOEI48184.2020.9142930 10.1109/ATS.2008.75 10.1166/jolpe.2011.1157 10.1016/j.micpro.2019.102940 10.1016/j.micpro.2016.09.005 10.1109/MICRO.2003.1253185 10.1109/ETS.2013.6569370 10.1109/MC.2003.1250885 10.1109/MM.2017.4241347 10.1109/JSSC.2008.2007150 10.1109/MC.2008.224 10.1109/ISCAS.2018.8351354 10.1109/ACCESS.2019.2910932 10.1109/SOCC.2005.1554520 10.1002/cta.2831 10.1016/j.mejo.2020.104962 10.1145/3131274 10.1109/ISCAS.2018.8351238 10.1109/MPRV.2015.25 10.1109/MDT.2010.71 10.1080/00207217.2019.1576232 10.1142/S0219581X21500162 10.1142/S0218126621502352 10.23919/DATE.2017.7927016 10.1109/MMSP.2017.8122248 10.1007/s10470-020-01630-z 10.1109/ISOCC.2017.8368894 10.1109/TCAD.2012.2217962 |
ContentType | Journal Article |
Copyright | 2022, World Scientific Publishing Company 2022. World Scientific Publishing Company |
Copyright_xml | – notice: 2022, World Scientific Publishing Company – notice: 2022. World Scientific Publishing Company |
DBID | AAYXX CITATION |
DOI | 10.1142/S0218126622500657 |
DatabaseName | CrossRef |
DatabaseTitle | CrossRef |
DatabaseTitleList | CrossRef |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering |
EISSN | 1793-6454 |
ExternalDocumentID | 10_1142_S0218126622500657 S0218126622500657 |
GroupedDBID | .DC 0R~ 4.4 5GY ADSJI AENEX ALMA_UNASSIGNED_HOLDINGS CS3 DU5 EBS HZ~ O9- P2P P71 RWJ WSC AAYXX ADMLS CITATION |
ID | FETCH-LOGICAL-c3147-138920edd3a3a928b1c44e9fa1a8fe9d24b67c1ecc746deccfcb01e107e2b3873 |
ISSN | 0218-1266 |
IngestDate | Mon Jun 30 13:00:35 EDT 2025 Thu Apr 24 22:48:33 EDT 2025 Tue Jul 01 03:09:45 EDT 2025 Fri Aug 23 08:20:08 EDT 2024 |
IsPeerReviewed | true |
IsScholarly | true |
Issue | 4 |
Keywords | CMOS digital logic Approximate adder gate level error tolerant |
Language | English |
LinkModel | OpenURL |
MergedId | FETCHMERGED-LOGICAL-c3147-138920edd3a3a928b1c44e9fa1a8fe9d24b67c1ecc746deccfcb01e107e2b3873 |
Notes | This paper was recommended by Regional Editor Emre Salman. ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 |
ORCID | 0000-0001-9654-8123 |
PQID | 2639920300 |
PQPubID | 2049873 |
ParticipantIDs | crossref_primary_10_1142_S0218126622500657 proquest_journals_2639920300 crossref_citationtrail_10_1142_S0218126622500657 worldscientific_primary_S0218126622500657 |
ProviderPackageCode | CITATION AAYXX |
PublicationCentury | 2000 |
PublicationDate | 20220315 2022-03-15 |
PublicationDateYYYYMMDD | 2022-03-15 |
PublicationDate_xml | – month: 03 year: 2022 text: 20220315 day: 15 |
PublicationDecade | 2020 |
PublicationPlace | Singapore |
PublicationPlace_xml | – name: Singapore |
PublicationTitle | Journal of circuits, systems, and computers |
PublicationYear | 2022 |
Publisher | World Scientific Publishing Company World Scientific Publishing Co. Pte., Ltd |
Publisher_xml | – name: World Scientific Publishing Company – name: World Scientific Publishing Co. Pte., Ltd |
References | S0218126622500657BIB007 S0218126622500657BIB008 S0218126622500657BIB009 S0218126622500657BIB003 S0218126622500657BIB025 S0218126622500657BIB004 S0218126622500657BIB026 S0218126622500657BIB005 Miguel J. S. (S0218126622500657BIB019) 2015 S0218126622500657BIB006 S0218126622500657BIB028 S0218126622500657BIB021 S0218126622500657BIB022 S0218126622500657BIB001 S0218126622500657BIB023 S0218126622500657BIB002 S0218126622500657BIB020 Zhu Ning (S0218126622500657BIB024) 2009 S0218126622500657BIB018 S0218126622500657BIB014 S0218126622500657BIB015 S0218126622500657BIB016 S0218126622500657BIB017 S0218126622500657BIB010 S0218126622500657BIB032 S0218126622500657BIB011 S0218126622500657BIB033 S0218126622500657BIB012 S0218126622500657BIB034 S0218126622500657BIB013 S0218126622500657BIB035 Hemalatha M. (S0218126622500657BIB029) 2018; 120 S0218126622500657BIB030 S0218126622500657BIB031 |
References_xml | – ident: S0218126622500657BIB011 doi: 10.1109/ISCAS.2014.6865442 – ident: S0218126622500657BIB028 doi: 10.1109/TVLSI.2017.2657799 – ident: S0218126622500657BIB015 doi: 10.1109/TENCON.2018.8650127 – ident: S0218126622500657BIB012 doi: 10.1109/ICOEI48184.2020.9142930 – ident: S0218126622500657BIB026 doi: 10.1109/ATS.2008.75 – ident: S0218126622500657BIB025 doi: 10.1166/jolpe.2011.1157 – volume: 120 start-page: 2127 year: 2018 ident: S0218126622500657BIB029 publication-title: Int. J. Pure Appl. Math. – ident: S0218126622500657BIB016 doi: 10.1016/j.micpro.2019.102940 – ident: S0218126622500657BIB007 doi: 10.1016/j.micpro.2016.09.005 – ident: S0218126622500657BIB005 doi: 10.1109/MICRO.2003.1253185 – ident: S0218126622500657BIB010 doi: 10.1109/ETS.2013.6569370 – ident: S0218126622500657BIB004 doi: 10.1109/MC.2003.1250885 – ident: S0218126622500657BIB002 doi: 10.1109/MM.2017.4241347 – ident: S0218126622500657BIB003 doi: 10.1109/JSSC.2008.2007150 – ident: S0218126622500657BIB022 doi: 10.1109/MC.2008.224 – ident: S0218126622500657BIB023 doi: 10.1109/ISCAS.2018.8351354 – ident: S0218126622500657BIB006 doi: 10.1109/ACCESS.2019.2910932 – ident: S0218126622500657BIB021 doi: 10.1109/SOCC.2005.1554520 – ident: S0218126622500657BIB017 doi: 10.1002/cta.2831 – ident: S0218126622500657BIB033 doi: 10.1016/j.mejo.2020.104962 – ident: S0218126622500657BIB034 doi: 10.1145/3131274 – ident: S0218126622500657BIB008 doi: 10.1109/ISCAS.2018.8351238 – ident: S0218126622500657BIB009 doi: 10.1109/MPRV.2015.25 – ident: S0218126622500657BIB001 doi: 10.1109/MDT.2010.71 – ident: S0218126622500657BIB031 doi: 10.1080/00207217.2019.1576232 – ident: S0218126622500657BIB032 doi: 10.1142/S0219581X21500162 – ident: S0218126622500657BIB035 doi: 10.1142/S0218126621502352 – ident: S0218126622500657BIB020 doi: 10.23919/DATE.2017.7927016 – start-page: 50 volume-title: 2015 48th Annual IEEE/ACM Int. Symp. Microarchitecture (MICRO) year: 2015 ident: S0218126622500657BIB019 – ident: S0218126622500657BIB013 doi: 10.1109/MMSP.2017.8122248 – ident: S0218126622500657BIB030 doi: 10.1007/s10470-020-01630-z – ident: S0218126622500657BIB018 doi: 10.1109/ISOCC.2017.8368894 – start-page: 69 volume-title: Proc. 2009 12th Int. Symp. Integrated Circuits year: 2009 ident: S0218126622500657BIB024 – ident: S0218126622500657BIB014 doi: 10.1109/TCAD.2012.2217962 |
SSID | ssj0004580 |
Score | 2.250562 |
Snippet | In the modern Block-chain and Artificial Intelligence era, energy efficiency has become one of the most important design concerns. Approximate computing is a... |
SourceID | proquest crossref worldscientific |
SourceType | Aggregation Database Enrichment Source Index Database Publisher |
SubjectTerms | Accuracy Adding circuits Artificial intelligence Circuit design Computation Cost control Cryptography Design Error reduction Gate counting Image filters Image processing Image quality Optimization Video |
Title | A Double Bit Approximate Adder Providing a New Design Perspective for Gate-Level Design |
URI | http://www.worldscientific.com/doi/abs/10.1142/S0218126622500657 https://www.proquest.com/docview/2639920300 |
Volume | 31 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwnV1Lj9MwELbK7gUOK56isCAfuMAqS2K7eRzDPrRC7bISrai4RI5ji0hVi9pUQvx6Zmw3CRRWwCWtotSpPJ-_fJ7Mg5BXTHEsAo7dy6okEFwYWFIyCtJRZiKjeWisH3JyHV_NxPv5aD4YmF7U0rYpT9X33-aV_I9V4RzYFbNk_8Gy7aBwAr6DfeEIFobjX9k4R_2LqU_v6gb15Hr1rQYFim2WsUTEjc2ys1mINo7x3EZr2KB3n19pgwzRgRaMMXjIX_EHwarqtdrWjTW8KwC92cV-Kt8bohXoEwmK3Dj61t47jLBaBJ_ll7XrI3WSL2pP_97tADtWjGEbdeRmQ30s_9iYpr7X7Gx1enLTaMtuXWwSMhroiSBisa997RgXCCLAsmJ9SvYPhrrzN-wzvWD2XbOVKHEMtIRqKukea7tX-dcfisvZeFxML-bTO-SQwXYC-PAwP5-MP_bqyqfOG-f_oH__DTd5u3eLnxVMty05sjVuN-2U9HTK9D458vaiuUPLAzLQy4fkXq_s5CPyKacONxRwQ3u4oRY3tMUNlRRwQx0qaA83FHBDO9z4Kx6T2eXF9Owq8A02AsUjkWD9yYyFuqq45DJjaRkpIXRmZCRTo7OKiTJOVASrPBFxBR9GlWGkozDRrORpwp-Qg-VqqZ8SmqUph51vhs2cBKihrJKg9BWvlNAKJnBIwt2kFcpXn8cmKIvCZcazYm-eh-RN-5OvrvTKbRcf7yxR-BW6KRjKbwaPsXBIXv9inXbIvaGe3T7Uc3K3Ww_H5KBZb_ULEKZN-dKj6gdv2Ygw |
linkProvider | EBSCOhost |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=A+Double+Bit+Approximate+Adder+Providing+a+New+Design+Perspective+for+Gate-Level+Design&rft.jtitle=Journal+of+circuits%2C+systems%2C+and+computers&rft.au=Maroof%2C+Naeem&rft.au=Al-Zahrani%2C+Ali+Y&rft.date=2022-03-15&rft.pub=World+Scientific+Publishing+Co.+Pte.%2C+Ltd&rft.issn=0218-1266&rft.eissn=1793-6454&rft.volume=31&rft.issue=4&rft_id=info:doi/10.1142%2FS0218126622500657&rft.externalDBID=NO_FULL_TEXT |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0218-1266&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0218-1266&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0218-1266&client=summon |