Multistability and initial-offset boosting dynamics in a new 3D memristive chaotic system with FPGA implementation

In this paper, a new 3D memristor-based chaotic system based on the Sprot B model is designed. The proposed system analyzes the coexistence of symmetric attractors confirmed with basins of attraction to highlight the presence of multiple attractors, which influence initial conditions. The initial co...

Full description

Saved in:
Bibliographic Details
Published inEuropean physical journal plus Vol. 139; no. 1
Main Authors Kotadai, Zourmba, Fischer, Clovis, Rodríguez-Muñoz, José David, Tlelo-Cuautle, Esteban, Yves, Effa Joseph
Format Journal Article
LanguageEnglish
Published Berlin/Heidelberg Springer Berlin Heidelberg 21.01.2024
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:In this paper, a new 3D memristor-based chaotic system based on the Sprot B model is designed. The proposed system analyzes the coexistence of symmetric attractors confirmed with basins of attraction to highlight the presence of multiple attractors, which influence initial conditions. The initial condition offset boosting performs a wide range of signals without affecting their dynamic properties, such as Lyapunov exponents. By adjusting the initial condition, the LEs are unchanged; the attractors have the same topology. Basic dynamic characteristics of the system are investigated, including equilibrium points stability, bifurcation diagrams, Lyapunov exponents, basin of attraction, phase plot, conservative Hamiltonian energy and complexity analysis. A comparative analysis with existent multistable chaotic systems is investigated, and this system presents a good performance. The circuit simulation based on multisim and the Field Programable Gates Arrays verifies the numerical simulations which are in good agreement with the ones simulated for the different coexisting attractors. The nonlinear differential equations are discretized by applying the Forward Euler numerical method, and the system is simulated using Verilog hardware description language.
ISSN:2190-5444
2190-5444
DOI:10.1140/epjp/s13360-024-04859-z