Analog and Mixed-Signal IC Security via Sizing Camouflaging
We treat the problem of analog integrated circuit (IC) obfuscation toward intellectual property (IP) protection against reverse engineering. Obfuscation is achieved by camouflaging the effective geometry of layout components via the use of fake contacts, which originally were proposed for gate camou...
Saved in:
Published in | IEEE transactions on computer-aided design of integrated circuits and systems Vol. 40; no. 5; pp. 822 - 835 |
---|---|
Main Authors | , , , , |
Format | Journal Article |
Language | English |
Published |
New York
IEEE
01.05.2021
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Subjects | |
Online Access | Get full text |
ISSN | 0278-0070 1937-4151 |
DOI | 10.1109/TCAD.2020.3011662 |
Cover
Loading…
Abstract | We treat the problem of analog integrated circuit (IC) obfuscation toward intellectual property (IP) protection against reverse engineering. Obfuscation is achieved by camouflaging the effective geometry of layout components via the use of fake contacts, which originally were proposed for gate camouflaging in digital ICs. We present a library of obfuscated layout components, we give recommendations for effective camouflaging, we discuss foreseen attacks and the achieved resiliency, and we propose security metrics for assessing the hardness of reverse engineering. The proposed methodology is demonstrated on an operational amplifier and an RF <inline-formula> <tex-math notation="LaTeX">\Sigma \Delta </tex-math></inline-formula> analog-to-digital converter (ADC). |
---|---|
AbstractList | We treat the problem of analog integrated circuit (IC) obfuscation toward intellectual property (IP) protection against reverse engineering. Obfuscation is achieved by camouflaging the effective geometry of layout components via the use of fake contacts, which originally were proposed for gate camouflaging in digital ICs. We present a library of obfuscated layout components, we give recommendations for effective camouflaging, we discuss foreseen attacks and the achieved resiliency, and we propose security metrics for assessing the hardness of reverse engineering. The proposed methodology is demonstrated on an operational amplifier and an RF <inline-formula> <tex-math notation="LaTeX">\Sigma \Delta </tex-math></inline-formula> analog-to-digital converter (ADC). We treat the problem of analog integrated circuit (IC) obfuscation toward intellectual property (IP) protection against reverse engineering. Obfuscation is achieved by camouflaging the effective geometry of layout components via the use of fake contacts, which originally were proposed for gate camouflaging in digital ICs. We present a library of obfuscated layout components, we give recommendations for effective camouflaging, we discuss foreseen attacks and the achieved resiliency, and we propose security metrics for assessing the hardness of reverse engineering. The proposed methodology is demonstrated on an operational amplifier and an RF [Formula Omitted] analog-to-digital converter (ADC). |
Author | Aboushady, Hassan Leonhard, Julian Sayed, Alhassan Louerat, Marie-Minerve Stratigopoulos, Haralampos-G. |
Author_xml | – sequence: 1 givenname: Julian surname: Leonhard fullname: Leonhard, Julian email: julian.leonhard@lip6.fr organization: CNRS, LIP6, Sorbonne Université, Paris, France – sequence: 2 givenname: Alhassan orcidid: 0000-0002-5556-5733 surname: Sayed fullname: Sayed, Alhassan email: alhassan.sayed@lip6.fr organization: CNRS, LIP6, Sorbonne Université, Paris, France – sequence: 3 givenname: Marie-Minerve orcidid: 0000-0001-9669-1085 surname: Louerat fullname: Louerat, Marie-Minerve email: marie-minerve.louerat@lip6.fr organization: CNRS, LIP6, Sorbonne Université, Paris, France – sequence: 4 givenname: Hassan orcidid: 0000-0003-3489-5968 surname: Aboushady fullname: Aboushady, Hassan email: hassan.aboushady@lip6.fr organization: CNRS, LIP6, Sorbonne Université, Paris, France – sequence: 5 givenname: Haralampos-G. orcidid: 0000-0002-9943-5607 surname: Stratigopoulos fullname: Stratigopoulos, Haralampos-G. email: haralampos.stratigopoulos@lip6.fr organization: CNRS, LIP6, Sorbonne Université, Paris, France |
BookMark | eNp9kE9Lw0AQxRepYFv9AOIl4Dl1ZpPsZvFU4r9CxUPrednsbsOWNqmbRKyf3i0tHjx4GIYZ3m_m8UZkUDe1JeQaYYII4m5ZTB8mFChMEkBkjJ6RIYqExylmOCBDoDyPAThckFHbrgEwzagYkvtprTZNFanaRK_uy5p44aqwimZFtLC6967bR59ORQv37eoqKtS26VcbVYXhkpyv1Ka1V6c-Ju9Pj8viJZ6_Pc-K6TzWVCRdXGZUKQCmS1Naw6iBXGlBmQ2-ecoME1wZYwQmmAqaYc4Uz7jQotRMBJfJmNwe7-5889HbtpPrpvfBZCuDPMszFJQHFR5V2jdt6-1K7rzbKr-XCPKQkTxkJA8ZyVNGgeF_GO061bmm7rxym3_JmyPprLW_nwSmLFTyA73Tc3g |
CODEN | ITCSDI |
CitedBy_id | crossref_primary_10_1109_TCAD_2021_3111550 crossref_primary_10_1371_journal_pone_0257679 crossref_primary_10_1109_TCSI_2022_3214111 crossref_primary_10_1109_TCSI_2021_3116806 crossref_primary_10_1109_TCSII_2020_3040725 crossref_primary_10_1109_TDSC_2022_3218507 crossref_primary_10_1109_TCAD_2022_3190771 crossref_primary_10_1109_TVLSI_2021_3117584 crossref_primary_10_3390_jlpea14010010 crossref_primary_10_1145_3510852 |
Cites_doi | 10.1109/JPROC.2014.2335155 10.1109/IMS3TW.2016.7524239 10.1109/TCAD.2010.2081750 10.1109/JPROC.2014.2332291 10.1109/LATW.2017.7906739 10.1145/3299874.3319497 10.1109/VTS.2019.8758657 10.1109/TCAD.2019.2961322 10.1145/3342099 10.1109/TCAD.2002.806606 10.1145/2508859.2516656 10.1016/j.vlsi.2016.04.009 10.1007/978-3-030-15334-2 10.1109/ITC44170.2019.9000113 10.1109/ISVLSI.2014.50 10.1142/5059 10.1109/TCAD.2015.2501293 10.1109/TIFS.2016.2601067 10.1145/2024724.2024805 10.1145/3240765.3240858 10.14722/ndss.2015.23218 10.1007/s41635-017-0024-z 10.1145/2593069.2602554 10.1016/j.vlsi.2008.04.003 10.1109/ICCAD.2017.8203758 10.1145/3287624.3288738 10.1109/TCAD.2003.810742 10.1007/978-90-481-2906-5 10.1109/TCSII.2020.3013821 10.1007/978-1-4419-6932-3 10.1049/iet-cdt.2014.0028 10.1016/j.vlsi.2014.04.002 10.1109/TEST.2017.8242064 10.1109/MDAT.2017.2728366 10.1109/TCAD.2017.2652220 10.1109/DFT.2015.7315145 10.1109/SMACD.2019.8795279 |
ContentType | Journal Article |
Copyright | Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2021 |
Copyright_xml | – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2021 |
DBID | 97E RIA RIE AAYXX CITATION 7SC 7SP 8FD JQ2 L7M L~C L~D |
DOI | 10.1109/TCAD.2020.3011662 |
DatabaseName | IEEE All-Society Periodicals Package (ASPP) 2005–Present IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE/IET Electronic Library (IEL) (UW System Shared) CrossRef Computer and Information Systems Abstracts Electronics & Communications Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional |
DatabaseTitle | CrossRef Technology Research Database Computer and Information Systems Abstracts – Academic Electronics & Communications Abstracts ProQuest Computer Science Collection Computer and Information Systems Abstracts Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Professional |
DatabaseTitleList | Technology Research Database |
Database_xml | – sequence: 1 dbid: RIE name: IEEE/IET Electronic Library (IEL) (UW System Shared) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering |
EISSN | 1937-4151 |
EndPage | 835 |
ExternalDocumentID | 10_1109_TCAD_2020_3011662 9146914 |
Genre | orig-research |
GrantInformation_xml | – fundername: ANR STEALTH Project grantid: ANR-17-CE24-0022-01 – fundername: ANR TOLTECA Project grantid: ANR-16-CE04-0013-01 – fundername: Doctoral School EDITE de Paris through Fellowship |
GroupedDBID | --Z -~X 0R~ 29I 4.4 5GY 5VS 6IK 97E AAJGR AARMG AASAJ AAWTH ABAZT ABQJQ ABVLG ACGFS ACIWK ACNCT AENEX AETIX AGQYO AGSQL AHBIQ AI. AIBXA AKJIK AKQYR ALLEH ALMA_UNASSIGNED_HOLDINGS ASUFR ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 EBS EJD HZ~ H~9 IBMZZ ICLAB IFIPE IFJZH IPLJI JAVBF LAI M43 O9- OCL P2P PZZ RIA RIE RNS TN5 VH1 VJK AAYXX CITATION RIG 7SC 7SP 8FD JQ2 L7M L~C L~D |
ID | FETCH-LOGICAL-c293t-b52aa006cbdbed62d08ac926e109746d697addd91314925186a7579c9bc694523 |
IEDL.DBID | RIE |
ISSN | 0278-0070 |
IngestDate | Mon Jun 30 10:13:48 EDT 2025 Thu Apr 24 22:55:42 EDT 2025 Tue Jul 01 00:30:51 EDT 2025 Wed Aug 27 02:30:53 EDT 2025 |
IsPeerReviewed | true |
IsScholarly | true |
Issue | 5 |
Language | English |
License | https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html https://doi.org/10.15223/policy-029 https://doi.org/10.15223/policy-037 |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-c293t-b52aa006cbdbed62d08ac926e109746d697addd91314925186a7579c9bc694523 |
Notes | ObjectType-Article-1 SourceType-Scholarly Journals-1 ObjectType-Feature-2 content type line 14 |
ORCID | 0000-0003-3489-5968 0000-0002-9943-5607 0000-0002-5556-5733 0000-0001-9669-1085 |
PQID | 2515851927 |
PQPubID | 85470 |
PageCount | 14 |
ParticipantIDs | crossref_primary_10_1109_TCAD_2020_3011662 proquest_journals_2515851927 crossref_citationtrail_10_1109_TCAD_2020_3011662 ieee_primary_9146914 |
ProviderPackageCode | CITATION AAYXX |
PublicationCentury | 2000 |
PublicationDate | 2021-05-01 |
PublicationDateYYYYMMDD | 2021-05-01 |
PublicationDate_xml | – month: 05 year: 2021 text: 2021-05-01 day: 01 |
PublicationDecade | 2020 |
PublicationPlace | New York |
PublicationPlace_xml | – name: New York |
PublicationTitle | IEEE transactions on computer-aided design of integrated circuits and systems |
PublicationTitleAbbrev | TCAD |
PublicationYear | 2021 |
Publisher | IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Publisher_xml | – name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
References | ref35 ref13 ref34 ref12 ref37 ref15 elshamy (ref23) 2020 ref36 ref14 ref31 ref30 ref33 ref11 ref32 ref10 ash-saki (ref27) 2018 ref2 ref1 ref39 ref17 ref38 ref16 ref19 ref18 yasin (ref8) 2020 ref26 ref25 ref20 ref41 ref21 govinda rao nimmalapudi (ref22) 2020 ref28 ref29 ref7 ref9 ref4 ref3 ref6 ref5 ref40 leonhard (ref24) 2019 |
References_xml | – ident: ref3 doi: 10.1109/JPROC.2014.2335155 – ident: ref9 doi: 10.1109/IMS3TW.2016.7524239 – ident: ref35 doi: 10.1109/TCAD.2010.2081750 – ident: ref4 doi: 10.1109/JPROC.2014.2332291 – ident: ref17 doi: 10.1109/LATW.2017.7906739 – ident: ref26 doi: 10.1145/3299874.3319497 – ident: ref19 doi: 10.1109/VTS.2019.8758657 – ident: ref37 doi: 10.1109/TCAD.2019.2961322 – ident: ref7 doi: 10.1145/3342099 – ident: ref31 doi: 10.1109/TCAD.2002.806606 – ident: ref14 doi: 10.1145/2508859.2516656 – ident: ref39 doi: 10.1016/j.vlsi.2016.04.009 – year: 2020 ident: ref8 publication-title: Trustworthy Hardware Design Combinational Logic Locking Techniques doi: 10.1007/978-3-030-15334-2 – ident: ref20 doi: 10.1109/ITC44170.2019.9000113 – ident: ref16 doi: 10.1109/ISVLSI.2014.50 – ident: ref28 doi: 10.1142/5059 – ident: ref40 doi: 10.1109/TCAD.2015.2501293 – ident: ref6 doi: 10.1109/TIFS.2016.2601067 – ident: ref1 doi: 10.1145/2024724.2024805 – start-page: 61 year: 2020 ident: ref23 article-title: Securing programmable analog ICs against piracy publication-title: Proc Design Autom Test Eur Conf – ident: ref21 doi: 10.1145/3240765.3240858 – ident: ref29 doi: 10.14722/ndss.2015.23218 – ident: ref11 doi: 10.1007/s41635-017-0024-z – ident: ref12 doi: 10.1145/2593069.2602554 – ident: ref33 doi: 10.1016/j.vlsi.2008.04.003 – start-page: 84 year: 2019 ident: ref24 article-title: MixLock: Securing mixed-signal circuits via logic locking publication-title: Proc Design Autom Test Eur Conf – ident: ref15 doi: 10.1109/ICCAD.2017.8203758 – ident: ref2 doi: 10.1145/3287624.3288738 – ident: ref32 doi: 10.1109/TCAD.2003.810742 – start-page: 464 year: 2018 ident: ref27 article-title: How multi-threshold designs can protect analog IPs publication-title: Proc IEEE Int Conf Comput Design – ident: ref34 doi: 10.1007/978-90-481-2906-5 – ident: ref41 doi: 10.1109/TCSII.2020.3013821 – ident: ref38 doi: 10.1007/978-1-4419-6932-3 – start-page: 286 year: 2020 ident: ref22 article-title: Range-controlled floating-gate transistors: A unified solution for unlocking and calibrating analog ICs publication-title: Proc Design Autom Test Eur Conf – ident: ref5 doi: 10.1049/iet-cdt.2014.0028 – ident: ref36 doi: 10.1016/j.vlsi.2014.04.002 – ident: ref18 doi: 10.1109/TEST.2017.8242064 – ident: ref10 doi: 10.1109/MDAT.2017.2728366 – ident: ref30 doi: 10.1109/TCAD.2017.2652220 – ident: ref13 doi: 10.1109/DFT.2015.7315145 – ident: ref25 doi: 10.1109/SMACD.2019.8795279 |
SSID | ssj0014529 |
Score | 2.4065127 |
Snippet | We treat the problem of analog integrated circuit (IC) obfuscation toward intellectual property (IP) protection against reverse engineering. Obfuscation is... |
SourceID | proquest crossref ieee |
SourceType | Aggregation Database Enrichment Source Index Database Publisher |
StartPage | 822 |
SubjectTerms | Analog and mixed signal integrated circuits Analog circuits Analog to digital conversion Analog to digital converters camouflaging Contacts design obfuscation hardware security and trust Integrated circuits intellectual property (IP)/integrated circuit (IC) piracy Layout Layouts Logic gates Operational amplifiers Reliability analysis Reliability engineering Reverse engineering Security Transistors |
Title | Analog and Mixed-Signal IC Security via Sizing Camouflaging |
URI | https://ieeexplore.ieee.org/document/9146914 https://www.proquest.com/docview/2515851927 |
Volume | 40 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07T8MwELZKJxh4FUShoAxMiLSpcZxYTKiiKkhlaSt1i_xKFVESBAlC_fX4nDTiJcTmwSfZd37c-Tt_h9B5rD2ifPj24WPiEqwCV8SauuDKG38hjkkMiO74gY5m5H7uzxvosv4Lo7W2yWe6C02L5atMFvBU1mNmWzOoWr1hArfyr1aNGACAaN9TgDHWrOMKwex7rDc1kzKRIDYBKsAOFH-5g2xRlR8nsb1ehjtovB5YmVXy2C1y0ZWrb5yN_x35Ltqu_EznplwYe6ih03209Yl9sIWugZAkWzg8Vc44edfKnSQLELobOJOqrJ3zlnBnkqyMgDPgT1kRL21ZowM0G95OByO3qqXgSnOh567wMedmh0mhhFYUKy_kkmGqAYEmVFEWmJNOMWMhoCvsh5QHfsAkE5Iyo9urQ9RMs1QfIYeHWjAgvRGaEalFSGKmPck4lYDj-m3krbUbyYpoHOpdLCMbcHgsAoNEYJCoMkgbXdQizyXLxl-dW6DgumOl2zbqrE0YVfvwNTIzAdyT4eD4d6kTtIkhS8WmMHZQM38p9KlxM3JxZtfXB7_Xyyw |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LTwIxEJ4QPagHX2hEUffgybiw1N0ujSdDJKDABUi4bfpaQsTF6GIMv95OdyG-Yrz10EnamT6m_Wa-AbiIteerANM-AuK7PlGhK2JNXXTljb8Qx36MiG63R1tD_34UjApwtcqF0Vrb4DNdwabF8tVMzvGrrMrMtmZYtXo9wGTcLFtrhRkghGh_VJAz1qzkHMOseaw6MNMyb0FinqgIPFDy5RayZVV-nMX2gmnuQHc5tCyu5LEyT0VFLr6xNv537LuwnXuazm22NPagoJN92PrEP1iEG6QkmY0dniinO3nXyu1PxijUbjj9vLCd8zbhTn-yMAJOgz_N5vHUFjY6gGHzbtBouXk1BVeaKz11RUA4N3tMCiW0okR5dS4ZoRoxaJ8qykJz1ilmbISEhbU65WEQMsmEpMzo9voQ1pJZoo_A4XUtGNLeCM18qUXdj5n2JONUIpIblMBbajeSOdU4VryYRvbJ4bEIDRKhQaLcICW4XIk8Zzwbf3UuooJXHXPdlqC8NGGU78TXyMwEkU9GwuPfpc5hozXodqJOu_dwApsEY1ZsQGMZ1tKXuT41Tkcqzuxa-wCGfc50 |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Analog+and+Mixed-Signal+IC+Security+via+Sizing+Camouflaging&rft.jtitle=IEEE+transactions+on+computer-aided+design+of+integrated+circuits+and+systems&rft.au=Leonhard%2C+Julian&rft.au=Sayed%2C+Alhassan&rft.au=Louerat%2C+Marie-Minerve&rft.au=Aboushady%2C+Hassan&rft.date=2021-05-01&rft.issn=0278-0070&rft.eissn=1937-4151&rft.volume=40&rft.issue=5&rft.spage=822&rft.epage=835&rft_id=info:doi/10.1109%2FTCAD.2020.3011662&rft.externalDBID=n%2Fa&rft.externalDocID=10_1109_TCAD_2020_3011662 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0278-0070&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0278-0070&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0278-0070&client=summon |