A Compact Noise Model for C-CNTFETs

In this paper we present a compact noise model for C-CNTFETs implemented in Verilog-A. After a brief description of the main noise sources existing in CNTFETs, which constitute a significant limitation in the design of analogue and logic CNTFETs circuits, we enhance a model, already proposed by us,...

Full description

Saved in:
Bibliographic Details
Published inECS journal of solid state science and technology Vol. 6; no. 4; pp. M44 - M49
Main Authors Marani, R., Gelao, G., Perri, A. G.
Format Journal Article
LanguageEnglish
Published The Electrochemical Society 01.01.2017
Online AccessGet full text

Cover

More Information
Summary:In this paper we present a compact noise model for C-CNTFETs implemented in Verilog-A. After a brief description of the main noise sources existing in CNTFETs, which constitute a significant limitation in the design of analogue and logic CNTFETs circuits, we enhance a model, already proposed by us, considering the noise sources. The simulation results allow to determine easily the different noise contributions and the noise figure. At last the proposed noise model is compared with the Landauer model, obtaining results comparable but with an improvement in terms of run time.
Bibliography:0341704JSS
ISSN:2162-8769
2162-8769
2162-8777
DOI:10.1149/2.0341704jss