1T DRAM with Raised SiGe Quantum Well for Sensing Margin Improvement

• Published in: Journal of semiconductor technology and science Vol. 23; no. 1; pp. 64 - 70
• Main Authors: Lee, Si-Won, Cho, Seongjae, Cho, Il-Hwan, Kim, Garam
• Format: Journal Article
• Language: English
• Published: 대한전자공학회 01.02.2023
• Subjects: 전기공학; One-transistor (1T) dynamic random-access memory (DRAM); technology computer-aided design (TCAD); sensing margin
• DOI: 10.5573/JSTS.2023.23.1.64
• ISSN: 1598-1657

In this paper, a novel one-transistor dynamic random-access memory (1T DRAM) with a raised SiGe quantum well (QW) under one gate in the double-gate (DG) structure is proposed. The proposed structure can improve the poor performance of the retention time and sensing margin which is the problem of the conventional 1T DRAM. In write operation, the performance is improved through the band to band tunneling (BTBT) between body and drain and through valence band offset between SiGe and Si. Also by utilizing the physical barrier of oxide, read “1” retention time can be increased. The fabrication process is also proposed. KCI Citation Count: 0