Software-controlled pipeline parity in GPU architectures for error detection

Saved in:
Bibliographic Details
Published inMicroelectronics and reliability Vol. 148; p. 115155
Main Authors Braga, Giani, Gonçalves, Marcio M., Azambuja, José Rodrigo
Format Journal Article
LanguageEnglish
Published 01.09.2023
Online AccessGet full text

Cover

Be the first to leave a comment!
You must be logged in first