Timestamp-Based Secure Shield Architecture for Detecting Invasive Attacks

The design-for-security (DFS) methodology protects hardware and systems from physical attacks on chips while incorporating additional circuits to detect potential security risks. Microprobing and focused-ion-beam (FIB) circuit editing, which are known for their significant invasiveness among physica...

Full description

Saved in:
Bibliographic Details
Published inIEEE transactions on very large scale integration (VLSI) systems Vol. 31; no. 9; pp. 1 - 10
Main Authors Bae, Junyeong, Oh, Junseok, Lee, Myoung Jin, Lee, Young-woo
Format Journal Article
LanguageEnglish
Published New York IEEE 01.09.2023
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The design-for-security (DFS) methodology protects hardware and systems from physical attacks on chips while incorporating additional circuits to detect potential security risks. Microprobing and focused-ion-beam (FIB) circuit editing, which are known for their significant invasiveness among physical attacks, are regarded as highly powerful methods to access security-related information directly. The DFS methodology involves continually developing various techniques to defend chips against such attacks. Generally, previous studies compare the arrival times of two signals to detect microprobing and compare the encrypted input-output data to detect circuit editing. In this study, we propose an innovative DFS methodology that records the timings of round-trip signals, which may arrive early or late due to microprobing or FIB circuit editing. This technique can help detect both types of attacks within a single clock cycle while maintaining minimal hardware overhead, even with an increase in the protected area. The proposed methodology considers both miniaturization and security, and it is expected to contribute to the advancement of security-related technologies and strategies.
AbstractList The design-for-security (DFS) methodology protects hardware and systems from physical attacks on chips while incorporating additional circuits to detect potential security risks. Microprobing and focused-ion-beam (FIB) circuit editing, which are known for their significant invasiveness among physical attacks, are regarded as highly powerful methods to access security-related information directly. The DFS methodology involves continually developing various techniques to defend chips against such attacks. Generally, previous studies compare the arrival times of two signals to detect microprobing and compare the encrypted input-output data to detect circuit editing. In this study, we propose an innovative DFS methodology that records the timings of round-trip signals, which may arrive early or late due to microprobing or FIB circuit editing. This technique can help detect both types of attacks within a single clock cycle while maintaining minimal hardware overhead, even with an increase in the protected area. The proposed methodology considers both miniaturization and security, and it is expected to contribute to the advancement of security-related technologies and strategies.
Author Lee, Young-woo
Lee, Myoung Jin
Oh, Junseok
Bae, Junyeong
Author_xml – sequence: 1
  givenname: Junyeong
  surname: Bae
  fullname: Bae, Junyeong
  organization: Department of ICT Convergence System Engineering, Chonnam National University, Gwangju, South Korea
– sequence: 2
  givenname: Junseok
  surname: Oh
  fullname: Oh, Junseok
  organization: Department of ICT Convergence System Engineering, Chonnam National University, Gwangju, South Korea
– sequence: 3
  givenname: Myoung Jin
  orcidid: 0000-0002-9489-3801
  surname: Lee
  fullname: Lee, Myoung Jin
  organization: Department of ICT Convergence System Engineering, Chonnam National University, Gwangju, South Korea
– sequence: 4
  givenname: Young-woo
  orcidid: 0000-0003-3207-3071
  surname: Lee
  fullname: Lee, Young-woo
  organization: Department of ICT Convergence System Engineering, Chonnam National University, Gwangju, South Korea
BookMark eNpNkE1PwzAMhiMEEtvgDyAOlTh32GmapMcxviZN4rDBNUpbh3Vs7Ui6Sfx7WrYDvtiv5de2niE7r5uaGLtBGCNCdr_8mC9mYw48GSc8UxLlGRtgmqo46-K8q0EmseYIl2wYwhoAhchgwGbLakuhtdtd_GADldGCir2naLGqaFNGE1-sqpaKtu-5xkeP1Kuq_oxm9cGG6kDRpG1t8RWu2IWzm0DXpzxi789Py-lrPH97mU0n87jgQrWxc1KV0kkutHZ5VloNOWhhSVpJqB3HPM-lzLHMFbpOZhZTDSJVzqKFMhmxu-PenW--993vZt3sfd2dNFynCgGUEN0UP04VvgnBkzM7X22t_zEIpkdm_pCZHpk5IetMt0dTRUT_DJhpnvLkF_HmagI
CODEN IEVSE9
Cites_doi 10.1109/TC.2016.2584041
10.1109/ISOCC47750.2019.9078494
10.1109/CIS.2012.125
10.1109/TCSII.2020.2966373
10.1109/TVLSI.2012.2231707
10.1109/HST.2012.6224333
10.1109/4.720407
10.1109/COMST.2019.2910750
10.1109/TVLSI.2007.903921
10.1145/3340557
10.1109/TVLSI.2019.2892408
10.1109/DSD.2017.69
10.1109/IEEM.2015.7385954
10.1109/TCSII.2002.805627
10.1007/978-3-030-77424-0_37
10.1109/TVLSI.2021.3073946
10.1109/TCAD.2019.2944580
10.1109/TVLSI.2018.2797019
10.1109/ACCESS.2022.3151430
10.1109/TCAD.2020.3020921
10.1109/TVLSI.2017.2762630
10.1109/ISVLSI.2014.54
10.1109/SMACD.2018.8434898
10.1109/HST.2012.6224332
10.1145/2508859.2516717
10.1109/JPROC.2006.873611
10.1109/TVLSI.2019.2901449
10.1109/IAEAC50856.2021.9391094
ContentType Journal Article
Copyright Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023
Copyright_xml – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023
DBID 97E
RIA
RIE
AAYXX
CITATION
7SP
8FD
L7M
DOI 10.1109/TVLSI.2023.3297616
DatabaseName IEEE Xplore (IEEE)
IEEE All-Society Periodicals Package (ASPP) 1998–Present
IEEE Electronic Library (IEL)
CrossRef
Electronics & Communications Abstracts
Technology Research Database
Advanced Technologies Database with Aerospace
DatabaseTitle CrossRef
Technology Research Database
Advanced Technologies Database with Aerospace
Electronics & Communications Abstracts
DatabaseTitleList
Technology Research Database
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore Digital Library
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1557-9999
EndPage 10
ExternalDocumentID 10_1109_TVLSI_2023_3297616
10198252
Genre orig-research
GrantInformation_xml – fundername: MSIT, South Korea, through the Information and Communications Technology (ICT) Challenge and Advanced Network of Human Resource Development (HRD) (ICAN) Program supervised by the Institute of ICT Planning and Evaluation (IITP)
  grantid: IITP-2022-RS-2022-00156385
– fundername: Korean Government [Ministry of Science and ICT (MSIT)]
  grantid: 2021R1G1A1094623
GroupedDBID -~X
.DC
0R~
29I
4.4
5GY
6IK
97E
AAJGR
AARMG
AASAJ
AAWTH
ABAZT
ABQJQ
ABVLG
ACGFS
ACIWK
AENEX
AGQYO
AHBIQ
AKJIK
AKQYR
ALMA_UNASSIGNED_HOLDINGS
ATWAV
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CS3
DU5
EBS
HZ~
IEDLZ
IFIPE
IPLJI
JAVBF
LAI
M43
O9-
OCL
P2P
RIA
RIE
RNS
TN5
3EH
5VS
AAYOK
AAYXX
ABFSI
AETIX
AGSQL
AI.
AIBXA
ALLEH
CITATION
E.L
EJD
H~9
ICLAB
IFJZH
RIG
VH1
7SP
8FD
L7M
ID FETCH-LOGICAL-c247t-ff67d6f62488fb9da80b084ae6a6e18f21bbb66b1db71ff219a1580457fa1a0d3
IEDL.DBID RIE
ISSN 1063-8210
IngestDate Sun Jun 29 16:03:46 EDT 2025
Tue Jul 01 02:17:50 EDT 2025
Wed Aug 27 02:57:14 EDT 2025
IsPeerReviewed true
IsScholarly true
Issue 9
Language English
License https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html
https://doi.org/10.15223/policy-029
https://doi.org/10.15223/policy-037
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c247t-ff67d6f62488fb9da80b084ae6a6e18f21bbb66b1db71ff219a1580457fa1a0d3
Notes ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 14
ORCID 0000-0003-3207-3071
0000-0002-9489-3801
PQID 2857100744
PQPubID 85424
PageCount 10
ParticipantIDs crossref_primary_10_1109_TVLSI_2023_3297616
ieee_primary_10198252
proquest_journals_2857100744
ProviderPackageCode CITATION
AAYXX
PublicationCentury 2000
PublicationDate 2023-09-01
PublicationDateYYYYMMDD 2023-09-01
PublicationDate_xml – month: 09
  year: 2023
  text: 2023-09-01
  day: 01
PublicationDecade 2020
PublicationPlace New York
PublicationPlace_xml – name: New York
PublicationTitle IEEE transactions on very large scale integration (VLSI) systems
PublicationTitleAbbrev TVLSI
PublicationYear 2023
Publisher IEEE
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml – name: IEEE
– name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References ref13
ref12
ref15
ref14
ref11
ref10
ref2
ref1
(ref29) 2017
ref17
ref16
ref19
ref18
ref24
ref23
ref26
ref25
ref20
ref22
ref21
lee (ref27) 2002; 49
ref28
ref8
(ref30) 2023
ref7
ref9
ref4
ref3
ref6
ref5
References_xml – ident: ref20
  doi: 10.1109/TC.2016.2584041
– ident: ref18
  doi: 10.1109/ISOCC47750.2019.9078494
– ident: ref21
  doi: 10.1109/CIS.2012.125
– ident: ref28
  doi: 10.1109/TCSII.2020.2966373
– ident: ref12
  doi: 10.1109/TVLSI.2012.2231707
– ident: ref15
  doi: 10.1109/HST.2012.6224333
– ident: ref26
  doi: 10.1109/4.720407
– ident: ref7
  doi: 10.1109/COMST.2019.2910750
– ident: ref3
  doi: 10.1109/TVLSI.2007.903921
– ident: ref2
  doi: 10.1145/3340557
– ident: ref19
  doi: 10.1109/TVLSI.2019.2892408
– ident: ref11
  doi: 10.1109/DSD.2017.69
– ident: ref5
  doi: 10.1109/IEEM.2015.7385954
– volume: 49
  start-page: 638
  year: 2002
  ident: ref27
  article-title: A CMOS high-speed wide-range programmable counter
  publication-title: IEEE Trans Circuits Syst II Analog Digit Signal Process
  doi: 10.1109/TCSII.2002.805627
– ident: ref13
  doi: 10.1007/978-3-030-77424-0_37
– ident: ref10
  doi: 10.1109/TVLSI.2021.3073946
– ident: ref9
  doi: 10.1109/TCAD.2019.2944580
– ident: ref4
  doi: 10.1109/TVLSI.2018.2797019
– ident: ref6
  doi: 10.1109/ACCESS.2022.3151430
– ident: ref25
  doi: 10.1109/TCAD.2020.3020921
– ident: ref16
  doi: 10.1109/TVLSI.2017.2762630
– ident: ref8
  doi: 10.1109/ISVLSI.2014.54
– ident: ref17
  doi: 10.1109/SMACD.2018.8434898
– ident: ref24
  doi: 10.1109/HST.2012.6224332
– year: 2017
  ident: ref29
  publication-title: Berkeley Short-Channel IGFET Model
– year: 2023
  ident: ref30
  publication-title: FreePDK45 Metal Layers
– ident: ref14
  doi: 10.1145/2508859.2516717
– ident: ref1
  doi: 10.1109/JPROC.2006.873611
– ident: ref23
  doi: 10.1109/TVLSI.2019.2901449
– ident: ref22
  doi: 10.1109/IAEAC50856.2021.9391094
SSID ssj0014490
Score 2.3811216
Snippet The design-for-security (DFS) methodology protects hardware and systems from physical attacks on chips while incorporating additional circuits to detect...
The design-for-security (DFS) methodology protects hardware and systems from physical attacks ON chips while incorporating additional circuits to detect...
SourceID proquest
crossref
ieee
SourceType Aggregation Database
Index Database
Publisher
StartPage 1
SubjectTerms Circuits
Cryptography
Design-for-security (DSF) methodology
Detectors
Editing
focused-ion-beam (FIB) circuit editing
Hardware
Integrated circuits
Ion beams
Metals
Methodology
microprobing
physical attacks
Power transmission lines
Security
Wires
Title Timestamp-Based Secure Shield Architecture for Detecting Invasive Attacks
URI https://ieeexplore.ieee.org/document/10198252
https://www.proquest.com/docview/2857100744
Volume 31
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3NT8MgFCe6kx78nHE6DQdvhtpSSuE4v7IZ3cXN7NZAoRe1W7Tz4F_vg7Zm0Zh4akmAkPeA9x7v44fQGVU6NHliSWhYTphmishYa5JrEP6xFdwq59F9GPPhlN3NklmTrO5zYay1PvjMBu7X-_LNPF-6pzI44WAi0wRu3HWw3OpkrW-XAWOyLj3AYyLAkGkzZEJ5MXm6fxwFDig8iCnIXwduviKFPKzKr7vYC5jbbTRul1bHlTwHy0oH-eePqo3_XvsO2mpUTTyo98YuWrPlHtpcKUC4j0Y-A6RSrwtyCeLMYP_8brFDyH4xeLDiZcCg3eJr61owFI_KD-Ui3_GgqlyafhdNb28mV0PSgCuQnLK0IkXBU8MLTuEEF1oaJUIdCqYsV9xGoqCR1ppzHRmdRgU0pYoSAQpgWqhIhSY-QJ1yXtpDhB2oH2hRHKaMwdq20hgtKHysTELFeQ-dt8TOFnUNjczbHqHMPGsyx5qsYU0PdR31VnrWhOuhfsugrDln7xkViStPlDJ29MewY7ThZq_DwvqoU70t7QnoEZU-9fvnC3bRxG4
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwzV3NTtwwEB5Remh7gP6AuhRaH9pT5TRxHCc-cFigaFMWLl0qbqkdTy5tF1SyIHiXvgrPxtjJolVRj0g9JZFiR_F88cxkfj6A98LY2NUZ8tjJmksrDdeptby2pPxTLBQaH9E9PFKjY_nlJDtZgj93tTCIGJLPMPKnIZbvTuuZ_1VGXzi5yCITfQ7lAV5dkod2vl3ukTg_CLH_ebI74j2JAK-FzFveNCp3qlGCkNpY7UwR27iQBpVRmBSNSKy1StnE2Txp6FKbJCvI0Mkbk5jYpTTvI3hMhkYmuvKwuyCFlLprdqBSXpDrNK_JifWnybfx1zLy1ORRKkjjezr1Bb0XiFzu7f5Bpe2vws18MbpMlh_RrLVRff1Xn8j_drWew0pvTLNhh_4XsITTl_BsocXiKyhDjUtrfp3xHVLYjoUAAzLPAf7TseFCHIWR_c720F_RUFZOL4zP7WfDtvWNCNbg-EHeZR2Wp6dTfA3M0xaSnahoylQqjdo5Wwg6oM5io9QAPs6FW511XUKq4F3FugpQqDwUqh4KA1jz0lq4sxPUADbngKj6neS8EkXmGzDlUm78Y9g7eDKaHI6rcXl08Aae-id1SXCbsNz-nuEWWU2tfRuwy-D7Q4v_Fn52I1I
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Timestamp-Based+Secure+Shield+Architecture+for+Detecting+Invasive+Attacks&rft.jtitle=IEEE+transactions+on+very+large+scale+integration+%28VLSI%29+systems&rft.au=Bae%2C+Junyeong&rft.au=Oh%2C+Junseok&rft.au=Lee%2C+Myoung+Jin&rft.au=Lee%2C+Young-woo&rft.date=2023-09-01&rft.pub=IEEE&rft.issn=1063-8210&rft.spage=1&rft.epage=10&rft_id=info:doi/10.1109%2FTVLSI.2023.3297616&rft.externalDocID=10198252
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-8210&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-8210&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-8210&client=summon