Hybrid Cascode Frequency Compensation for Four-Stage OTAs Driving a Wide Range of C L
Feedback amplifiers consisting of multiple gain stages are used to establish highly accurate buffered/amplified signals that can drive a wide range of capacitive load (CL). This article models, analyzes, and presents the measurement results of a high-gain four-stage operational transconductance ampl...
Saved in:
Published in | IEEE transactions on very large scale integration (VLSI) systems Vol. 31; no. 11; pp. 1665 - 1674 |
---|---|
Main Authors | , , , , |
Format | Journal Article |
Language | English |
Published |
New York
The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
01.11.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Feedback amplifiers consisting of multiple gain stages are used to establish highly accurate buffered/amplified signals that can drive a wide range of capacitive load (CL). This article models, analyzes, and presents the measurement results of a high-gain four-stage operational transconductance amplifier (OTA) that is able to handle a wide range of CL up to infinity. In addition to local compensation capacitors and nulling resistors in the intermediate stages, two high-speed feedback loops made by parallel Miller capacitors and current buffers provide Miller compensation and the consequent pole-splitting in the lower CL range. The dominant pole is made dependent on the CL for the higher CL range, enabling the maintenance of the stability conditions up to infinite CL. The proposed amplifier was integrated into a 65-nm CMOS technology, consuming 140-[Formula Omitted] static current under a 1.2-V supply and an active area of 0.0086 mm2. A dc gain greater than 100 dB was also perceived with a unity-gain frequency (UGF) of 4.09, 2.01, and 0.27 MHz for 4.7, 10, and 100-nF load capacitors, respectively. The average slew rate (SR) is 0.59 V/[Formula Omitted], when the OTA is formed as a buffer targeting the CLs higher than 4.7-nF. |
---|---|
AbstractList | Feedback amplifiers consisting of multiple gain stages are used to establish highly accurate buffered/amplified signals that can drive a wide range of capacitive load (CL). This article models, analyzes, and presents the measurement results of a high-gain four-stage operational transconductance amplifier (OTA) that is able to handle a wide range of CL up to infinity. In addition to local compensation capacitors and nulling resistors in the intermediate stages, two high-speed feedback loops made by parallel Miller capacitors and current buffers provide Miller compensation and the consequent pole-splitting in the lower CL range. The dominant pole is made dependent on the CL for the higher CL range, enabling the maintenance of the stability conditions up to infinite CL. The proposed amplifier was integrated into a 65-nm CMOS technology, consuming 140-[Formula Omitted] static current under a 1.2-V supply and an active area of 0.0086 mm2. A dc gain greater than 100 dB was also perceived with a unity-gain frequency (UGF) of 4.09, 2.01, and 0.27 MHz for 4.7, 10, and 100-nF load capacitors, respectively. The average slew rate (SR) is 0.59 V/[Formula Omitted], when the OTA is formed as a buffer targeting the CLs higher than 4.7-nF. |
Author | Valinezhad, Mohammad M. Jamali, Mohammad Ballo, Andrea Aminzadeh, Hamed Grasso, Alfio Dario |
Author_xml | – sequence: 1 givenname: Hamed orcidid: 0000-0001-7956-624X surname: Aminzadeh fullname: Aminzadeh, Hamed organization: Department of Electrical Engineering, Payame Noor University (PNU), Tehran, Iran – sequence: 2 givenname: Andrea orcidid: 0000-0003-1192-0104 surname: Ballo fullname: Ballo, Andrea organization: Dipartimento di Ingegneria Elettrica Elettronica e Informatica (DIEEI), University of Catania, Catania, Italy – sequence: 3 givenname: Alfio Dario orcidid: 0000-0002-5707-9683 surname: Grasso fullname: Grasso, Alfio Dario organization: Dipartimento di Ingegneria Elettrica Elettronica e Informatica (DIEEI), University of Catania, Catania, Italy – sequence: 4 givenname: Mohammad M. orcidid: 0000-0002-8784-0920 surname: Valinezhad fullname: Valinezhad, Mohammad M. organization: Department of Electrical Engineering, Payame Noor University (PNU), Tehran, Iran – sequence: 5 givenname: Mohammad surname: Jamali fullname: Jamali, Mohammad organization: Department of Electrical Engineering, Payame Noor University (PNU), Tehran, Iran |
BookMark | eNotkMtKAzEUhoNUsK2-gKuA66m5TDKZZRntBQYKdtRliLmUKTapSSv07U1tz-Yc-P9z-0Zg4IO3ADxiNMEY1c_dR7teTggidEIpphzTGzDEjFVFnWOQa8RpIQhGd2CU0hYhXJY1GoL3xekr9gY2KulgLJxF-3O0Xp9gE3Z765M69MFDFyKchWMs1ge1sXDVTRN8if1v7zdQwc8-d74pn5XgYAPbe3Dr1HeyD9c8Bt3stWsWRbuaL5tpW2jMS1pgjJlBShCjSydYzY0y1lBCa8a5Jpbps1gLobnJGqIl4y4_UmnqGK_oGDxdxu5jyFeng9zmG33eKImoBEMim7KLXFw6hpSidXIf-52KJ4mRPNOT__TkmZ680qN_gZFiHw |
CitedBy_id | crossref_primary_10_3390_chips3010001 |
Cites_doi | 10.1002/cta.663 10.1016/j.mejo.2013.08.004 10.1109/JSSC.2015.2453195 10.1109/TCSI.2020.2978515 10.3390/electronics8111268 10.1109/TCSII.2017.2756923 10.1109/ACCESS.2022.3147879 10.1109/81.948432 10.1109/4.173096 10.1109/JSSC.2012.2194090 10.1049/iet-cds.2019.0209 10.1109/TCSI.2015.2476298 10.1109/JSSC.2015.2477944 10.1109/4.126541 10.1109/MCAS.2010.939783 10.1109/4.643658 10.1016/j.aeue.2018.01.003 10.1109/ICECS.2014.7049959 10.1109/ACCESS.2021.3077532 10.1109/4.823447 10.1109/JSSC.2005.843602 10.1109/ACCESS.2022.3187169 10.1109/TCSI.2016.2584919 10.1007/s10470-015-0522-2 10.1049/el.2009.1531 10.1109/JSSC.2016.2619677 10.1109/TCSI.2021.3110106 10.1109/JSSC.2014.2364037 10.1109/JSSC.2012.2229070 10.1109/TCSI.2022.3216201 10.1109/ISSCC.2015.7062848 10.1109/TCSI.2016.2573920 10.1109/TVLSI.2020.2993059 10.1109/TCSII.2018.2817261 10.1016/j.mejo.2022.105538 10.1109/TVLSI.2016.2515131 10.1109/TCSII.2012.2186361 |
ContentType | Journal Article |
Copyright | Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023 |
Copyright_xml | – notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023 |
DBID | AAYXX CITATION 7SP 8FD L7M |
DOI | 10.1109/TVLSI.2023.3313613 |
DatabaseName | CrossRef Electronics & Communications Abstracts Technology Research Database Advanced Technologies Database with Aerospace |
DatabaseTitle | CrossRef Technology Research Database Advanced Technologies Database with Aerospace Electronics & Communications Abstracts |
DatabaseTitleList | Technology Research Database |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering |
EISSN | 1557-9999 |
EndPage | 1674 |
ExternalDocumentID | 10_1109_TVLSI_2023_3313613 |
GroupedDBID | -~X .DC 0R~ 29I 3EH 4.4 5GY 5VS 6IK 97E AAJGR AASAJ AAYOK AAYXX ABFSI ABQJQ ACGFS ACIWK AENEX AETIX AI. AIBXA AKJIK ALLEH ALMA_UNASSIGNED_HOLDINGS ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CITATION CS3 DU5 E.L EBS EJD HZ~ H~9 ICLAB IEDLZ IFIPE IFJZH IPLJI JAVBF LAI M43 O9- OCL P2P RIA RIC RIE RIG RNS TN5 VH1 7SP 8FD L7M |
ID | FETCH-LOGICAL-c1643-1115d0a82dc4f8596daded3239566c2e5c0a82988c6d6da03456f0637c3f5673 |
ISSN | 1063-8210 |
IngestDate | Thu Oct 10 16:51:10 EDT 2024 Fri Aug 23 01:11:18 EDT 2024 |
IsDoiOpenAccess | false |
IsOpenAccess | true |
IsPeerReviewed | true |
IsScholarly | true |
Issue | 11 |
Language | English |
LinkModel | OpenURL |
MergedId | FETCHMERGED-LOGICAL-c1643-1115d0a82dc4f8596daded3239566c2e5c0a82988c6d6da03456f0637c3f5673 |
ORCID | 0000-0002-5707-9683 0000-0001-7956-624X 0000-0002-8784-0920 0000-0003-1192-0104 |
OpenAccessLink | https://ieeexplore.ieee.org/ielx7/92/4359553/10255381.pdf |
PQID | 2878508673 |
PQPubID | 85424 |
PageCount | 10 |
ParticipantIDs | proquest_journals_2878508673 crossref_primary_10_1109_TVLSI_2023_3313613 |
PublicationCentury | 2000 |
PublicationDate | 2023-11-00 |
PublicationDateYYYYMMDD | 2023-11-01 |
PublicationDate_xml | – month: 11 year: 2023 text: 2023-11-00 |
PublicationDecade | 2020 |
PublicationPlace | New York |
PublicationPlace_xml | – name: New York |
PublicationTitle | IEEE transactions on very large scale integration (VLSI) systems |
PublicationYear | 2023 |
Publisher | The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Publisher_xml | – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
References | ref13 ref35 ref12 ref34 brantley (ref6) 2014 ref15 ref37 ref14 ref36 ref31 yan (ref38) 2008 ref30 ref11 ref33 ref10 ref32 ref2 ref1 ref17 ref39 ref19 ref18 fan (ref22) 2005; 40 ref24 ref23 ref26 ref25 ref20 ref21 yan (ref16) 2011; 11 ref28 ref27 ref29 ref8 ref7 ref9 ref4 ref3 ref5 |
References_xml | – ident: ref21 doi: 10.1002/cta.663 – ident: ref29 doi: 10.1016/j.mejo.2013.08.004 – ident: ref14 doi: 10.1109/JSSC.2015.2453195 – ident: ref26 doi: 10.1109/TCSI.2020.2978515 – ident: ref5 doi: 10.3390/electronics8111268 – ident: ref25 doi: 10.1109/TCSII.2017.2756923 – ident: ref34 doi: 10.1109/ACCESS.2022.3147879 – start-page: 2278 year: 2008 ident: ref38 article-title: Efficient four-stage frequency compensation for low-voltage amplifiers publication-title: Proc IEEE Int Symp Circuits Syst (ISCAS) contributor: fullname: yan – ident: ref4 doi: 10.1109/81.948432 – ident: ref18 doi: 10.1109/4.173096 – ident: ref24 doi: 10.1109/JSSC.2012.2194090 – ident: ref36 doi: 10.1049/iet-cds.2019.0209 – ident: ref32 doi: 10.1109/TCSI.2015.2476298 – ident: ref27 doi: 10.1109/JSSC.2015.2477944 – ident: ref11 doi: 10.1109/4.126541 – volume: 11 start-page: 26 year: 2011 ident: ref16 article-title: Two stage operational amplifiers: Power and area efficient frequency compensation for driving a wide range of capacitive load publication-title: IEEE Circuits Syst Mag doi: 10.1109/MCAS.2010.939783 contributor: fullname: yan – ident: ref20 doi: 10.1109/4.643658 – ident: ref8 doi: 10.1016/j.aeue.2018.01.003 – ident: ref39 doi: 10.1109/ICECS.2014.7049959 – ident: ref12 doi: 10.1109/ACCESS.2021.3077532 – ident: ref19 doi: 10.1109/4.823447 – volume: 40 start-page: 584 year: 2005 ident: ref22 article-title: Single Miller capacitor frequency compensation technique for low-power multistage amplifiers publication-title: IEEE J Solid-State Circuits doi: 10.1109/JSSC.2005.843602 contributor: fullname: fan – ident: ref2 doi: 10.1109/ACCESS.2022.3187169 – ident: ref15 doi: 10.1109/TCSI.2016.2584919 – ident: ref28 doi: 10.1007/s10470-015-0522-2 – ident: ref10 doi: 10.1049/el.2009.1531 – ident: ref35 doi: 10.1109/JSSC.2016.2619677 – ident: ref3 doi: 10.1109/TCSI.2021.3110106 – ident: ref23 doi: 10.1109/JSSC.2014.2364037 – ident: ref9 doi: 10.1109/JSSC.2012.2229070 – ident: ref31 doi: 10.1109/TCSI.2022.3216201 – ident: ref1 doi: 10.1109/ISSCC.2015.7062848 – ident: ref37 doi: 10.1109/TCSI.2016.2573920 – ident: ref30 doi: 10.1109/TVLSI.2020.2993059 – ident: ref7 doi: 10.1109/TCSII.2018.2817261 – ident: ref33 doi: 10.1016/j.mejo.2022.105538 – ident: ref17 doi: 10.1109/TVLSI.2016.2515131 – ident: ref13 doi: 10.1109/TCSII.2012.2186361 – year: 2014 ident: ref6 publication-title: Compensation Circuitry And Method For Amplifiers Driving Large Capacitive Loads contributor: fullname: brantley |
SSID | ssj0014490 |
Score | 2.432336 |
Snippet | Feedback amplifiers consisting of multiple gain stages are used to establish highly accurate buffered/amplified signals that can drive a wide range of... |
SourceID | proquest crossref |
SourceType | Aggregation Database |
StartPage | 1665 |
SubjectTerms | Amplification Buffers Capacitors Compensation Feedback amplifiers Feedback loops High gain Operational amplifiers Slew rate Transconductance |
Title | Hybrid Cascode Frequency Compensation for Four-Stage OTAs Driving a Wide Range of C L |
URI | https://www.proquest.com/docview/2878508673 |
Volume | 31 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwnV1Lb9NAEF6FcoED4ilKC9oDN8vB9tpr77EKCQGlrQQOys3arNdtJJKgOD00f7d_hJndteOoCAEXK7IVO5n5PPvN7DwIeV9l2GOdKR_QUvpxGGpfJhX3RRXqJArm81RhNfL5BR9P4y-zZNbr3XWylm62877a_bau5H-0CudAr1gl-w-abW8KJ-Az6BeOoGE4_pWOx7dYb-UNZI2V6UBCbV60fcvBP90nEo7gdj4QyyvtXeZntfdxszCRBAlmAb75FUsMTGaGq0JwdBVdQZwi0YwUN3sLIKZb7wdmkHs1aFi3LScskrLvk2-fMdhQd5qhI6SWi9VOltrEccZy6aqqTBTVbQCZ7Mp2nfi0AWLvqnCqxRoAurFJY30zIAz58e7aIvR8fS2XS1m62K6LYkTMlfM1uMtNpmgnO2JohgC1DROG7Uygum3U2FpRw8VBHk3sxFpy4F5-FrmcWe2se5L6wIhF1_y7RcjBPOwY85DbMRb3VxnTpDVHcfbxz_QZCxm3NbWHLb0vLovRdDIp8uEsf0AeRmANuS0ybLe64ljYlhnu9zaVXYH4cP8Jh-zpkDwYRpQ_JU-cK0PPLC6fkZ5ePSePOw0uX5CpRSh1CKUtQmkXoRQQSvcIpYhQ6hBKJUWEUoNQuq7ogE5eknw0zAdj3w3y8BV446jrMCkDmUWlisE4CF4C2koWMXDOuYp0ovCiyDLFS7gWMGD1FcgjVaxKeMpekaPVeqVfE4odFMNUSnAyVAzsUijBVSWVgIVbizg7Jl4jn-KnbddSGDc3EIWRZoHSLJw0j8lpI8LCvdZ1EWVpBl4LPPbNny-fkEd7JJ-So-3mRr8FhrqdvzMa_gV0oI3G |
link.rule.ids | 315,783,787,27936,27937 |
linkProvider | IEEE |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Hybrid+Cascode+Frequency+Compensation+for+Four-Stage+OTAs+Driving+a+Wide+Range+of+C+L&rft.jtitle=IEEE+transactions+on+very+large+scale+integration+%28VLSI%29+systems&rft.au=Aminzadeh%2C+Hamed&rft.au=Ballo%2C+Andrea&rft.au=Grasso%2C+Alfio+Dario&rft.au=Valinezhad%2C+Mohammad+M&rft.date=2023-11-01&rft.pub=The+Institute+of+Electrical+and+Electronics+Engineers%2C+Inc.+%28IEEE%29&rft.issn=1063-8210&rft.eissn=1557-9999&rft.volume=31&rft.issue=11&rft.spage=1665&rft_id=info:doi/10.1109%2FTVLSI.2023.3313613&rft.externalDBID=NO_FULL_TEXT |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-8210&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-8210&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-8210&client=summon |