Correct Wrong Path
Modern OOO CPUs have very deep pipelines with large branch misprediction recovery penalties. Speculatively executed instructions on the wrong path can significantly change cache state, depending on speculation levels. Architects often employ trace-driven simulation models in the design exploration s...
Saved in:
Published in | IEEE computer architecture letters Vol. 24; no. 2; pp. 221 - 224 |
---|---|
Main Authors | , , , , , , , , , , |
Format | Journal Article |
Language | English |
Published |
IEEE
01.07.2025
|
Subjects | |
Online Access | Get full text |
ISSN | 1556-6056 1556-6064 |
DOI | 10.1109/LCA.2025.3542809 |
Cover
Loading…
Abstract | Modern OOO CPUs have very deep pipelines with large branch misprediction recovery penalties. Speculatively executed instructions on the wrong path can significantly change cache state, depending on speculation levels. Architects often employ trace-driven simulation models in the design exploration stage, which sacrifice precision for speed. Trace-driven simulators are orders of magnitude faster than execution-driven models, reducing the often hundreds of thousands of simulation hours needed to explore new micro-architectural ideas. Despite the strong benefits of trace-driven simulation, it often fails to adequately model the consequences of wrong-path execution because obtaining such traces from real systems is nontrivial. Prior works exclusively consider either pollution or prefetching in the instruction stream/L1-I cache and often ignore the impact on the data stream. Here, we examine wrong path execution in simulation results and design a set of infrastructure for enabling wrong-path execution in a trace driven simulator. Our analysis shows the wrong path affects structures on both the instruction and data sides extensively, resulting in performance variations ranging from <inline-formula><tex-math notation="LaTeX">-3.05</tex-math> <mml:math><mml:mrow><mml:mo>-</mml:mo><mml:mn>3</mml:mn><mml:mo>.</mml:mo><mml:mn>05</mml:mn></mml:mrow></mml:math><inline-graphic xlink:href="godala-ieq1-3542809.gif"/> </inline-formula>% to 20.9% versus ignoring wrong path. To benefit the research community and enhance the accuracy of simulators, we opened our traces and tracing utility in the hopes that industry can provide wrong-path traces generated by their internal simulators, enabling academic simulation without exposing industry IP. |
---|---|
AbstractList | Modern OOO CPUs have very deep pipelines with large branch misprediction recovery penalties. Speculatively executed instructions on the wrong path can significantly change cache state, depending on speculation levels. Architects often employ trace-driven simulation models in the design exploration stage, which sacrifice precision for speed. Trace-driven simulators are orders of magnitude faster than execution-driven models, reducing the often hundreds of thousands of simulation hours needed to explore new micro-architectural ideas. Despite the strong benefits of trace-driven simulation, it often fails to adequately model the consequences of wrong-path execution because obtaining such traces from real systems is nontrivial. Prior works exclusively consider either pollution or prefetching in the instruction stream/L1-I cache and often ignore the impact on the data stream. Here, we examine wrong path execution in simulation results and design a set of infrastructure for enabling wrong-path execution in a trace driven simulator. Our analysis shows the wrong path affects structures on both the instruction and data sides extensively, resulting in performance variations ranging from <inline-formula><tex-math notation="LaTeX">-3.05</tex-math> <mml:math><mml:mrow><mml:mo>-</mml:mo><mml:mn>3</mml:mn><mml:mo>.</mml:mo><mml:mn>05</mml:mn></mml:mrow></mml:math><inline-graphic xlink:href="godala-ieq1-3542809.gif"/> </inline-formula>% to 20.9% versus ignoring wrong path. To benefit the research community and enhance the accuracy of simulators, we opened our traces and tracing utility in the hopes that industry can provide wrong-path traces generated by their internal simulators, enabling academic simulation without exposing industry IP. |
Author | Gratz, Paul V. August, David I. Kanev, Svilen Tibrewala, Krishnam Chacon, Gino Pokam, Gilles A. Ros, Alberto Pepi, Chrysanthos Ramesh, Sankara Prasad Jimenez, Daniel A. Godala, Bhargav Reddy |
Author_xml | – sequence: 1 givenname: Bhargav Reddy orcidid: 0009-0007-2739-0538 surname: Godala fullname: Godala, Bhargav Reddy email: bhargav.godala@aheadcomputing.com organization: Princeton University, Princeton, NJ, USA – sequence: 2 givenname: Sankara Prasad orcidid: 0000-0003-1361-8224 surname: Ramesh fullname: Ramesh, Sankara Prasad email: spramesh@ucsd.edu organization: UCSD, La Jolla, CA, USA – sequence: 3 givenname: Krishnam orcidid: 0009-0002-9309-4810 surname: Tibrewala fullname: Tibrewala, Krishnam email: krishnamtibrewala@tamu.edu organization: Texas A&M University, College Station, TX, USA – sequence: 4 givenname: Chrysanthos orcidid: 0009-0003-4820-2824 surname: Pepi fullname: Pepi, Chrysanthos email: cpepis@tamu.edu organization: Texas A&M University, College Station, TX, USA – sequence: 5 givenname: Gino orcidid: 0000-0001-6443-579X surname: Chacon fullname: Chacon, Gino email: ginoachacon@gmail.com organization: AheadComputing, Beaverton, OR, USA – sequence: 6 givenname: Svilen orcidid: 0009-0007-8644-4858 surname: Kanev fullname: Kanev, Svilen email: skanev@google.com organization: Google, Mountain View, CA, USA – sequence: 7 givenname: Gilles A. surname: Pokam fullname: Pokam, Gilles A. email: gilles.a.pokam@intel.com organization: Intel, Santa Clara, CA, USA – sequence: 8 givenname: Alberto orcidid: 0000-0001-5757-1064 surname: Ros fullname: Ros, Alberto email: aros@ditec.um.es organization: University of Murcia, Murcia, Spain – sequence: 9 givenname: Daniel A. surname: Jimenez fullname: Jimenez, Daniel A. email: djimenez@tamu.edu organization: Texas A&M University, College Station, TX, USA – sequence: 10 givenname: Paul V. orcidid: 0000-0001-7120-7189 surname: Gratz fullname: Gratz, Paul V. email: pgratz@tamu.edu organization: Texas A&M University, College Station, TX, USA – sequence: 11 givenname: David I. orcidid: 0000-0003-3327-1803 surname: August fullname: August, David I. email: august@princeton.edu organization: Princeton University, Princeton, NJ, USA |
BookMark | eNpFj01LAzEQhoNUsK1ePHnw0D-wazLJTLPHsmgVFvSgeAwhmWhFdyXZi__eLS0KA-8c3g-ehZj1Q89CXClZKyWbm67d1CABa40GrGxOxFwhUkWSzOzvRzoTi1I-pDSkrZmLy3bImcO4es1D_7Z68uP7uThN_rPwxVGX4uXu9rm9r7rH7UO76aqgtBmrQMAcposc1tFGIBMAUrJkI8mADURtTCIfbeKkENbR-IjKT9tJJ9BLIQ-9IQ-lZE7uO---fP5xSro9k5uY3J7JHZmmyPUhsmPmf_vkRa1Q_wK950if |
CODEN | ICALC3 |
Cites_doi | 10.1109/ISPASS57527.2023.00021 10.1145/3579371.3589097 10.1145/3631882.3631904 10.1145/1065010.1065034 10.1145/2024716.2024718 10.1145/3620665.3640394 10.1109/TC.2023.3337308 |
ContentType | Journal Article |
DBID | 97E RIA RIE AAYXX CITATION |
DOI | 10.1109/LCA.2025.3542809 |
DatabaseName | IEEE Xplore (IEEE) IEEE All-Society Periodicals Package (ASPP) 1998–Present IEEE Xplore Digital Library CrossRef |
DatabaseTitle | CrossRef |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Computer Science |
EISSN | 1556-6064 |
EndPage | 224 |
ExternalDocumentID | 10_1109_LCA_2025_3542809 11095315 |
Genre | orig-research |
GrantInformation_xml | – fundername: NSF grantid: CCF-1912617; CCF-2107257; CCF-2107042 |
GroupedDBID | 0R~ 29I 4.4 5GY 5VS 6IK 97E AAJGR AARMG AASAJ AAWTH ABAZT ABQJQ ABVLG ACGFS ACIWK AENEX AETIX AGQYO AGSQL AHBIQ AIBXA AKJIK AKQYR ALMA_UNASSIGNED_HOLDINGS ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 EBS EJD HZ~ IEDLZ IFIPE IPLJI JAVBF LAI M43 O9- OCL PQQKQ RIA RIE RNI RNS RZB AAYXX CITATION RIG |
ID | FETCH-LOGICAL-c134t-c62eeceecdec7d8d264c22ff868d60c592d344f6ad8fef1527d4ad51a004f3f23 |
IEDL.DBID | RIE |
ISSN | 1556-6056 |
IngestDate | Thu Jul 31 00:00:19 EDT 2025 Wed Aug 27 02:13:12 EDT 2025 |
IsPeerReviewed | true |
IsScholarly | true |
Issue | 2 |
Language | English |
License | https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html https://doi.org/10.15223/policy-029 https://doi.org/10.15223/policy-037 |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-c134t-c62eeceecdec7d8d264c22ff868d60c592d344f6ad8fef1527d4ad51a004f3f23 |
ORCID | 0000-0003-1361-8224 0009-0003-4820-2824 0009-0002-9309-4810 0009-0007-8644-4858 0000-0001-6443-579X 0000-0003-3327-1803 0009-0007-2739-0538 0000-0001-7120-7189 0000-0001-5757-1064 |
PageCount | 4 |
ParticipantIDs | crossref_primary_10_1109_LCA_2025_3542809 ieee_primary_11095315 |
PublicationCentury | 2000 |
PublicationDate | 2025-July-Dec. |
PublicationDateYYYYMMDD | 2025-07-01 |
PublicationDate_xml | – month: 07 year: 2025 text: 2025-July-Dec. |
PublicationDecade | 2020 |
PublicationTitle | IEEE computer architecture letters |
PublicationTitleAbbrev | LCA |
PublicationYear | 2025 |
Publisher | IEEE |
Publisher_xml | – name: IEEE |
References | Gober (ref7) 2022 ref8 ref12 ref9 ref6 ref11 ref5 ref10 (ref3) 2024 Seznec (ref14) 2006; 8 Seznec (ref13) 2011 |
References_xml | – ident: ref6 doi: 10.1109/ISPASS57527.2023.00021 – ident: ref11 doi: 10.1145/3579371.3589097 – year: 2024 ident: ref3 article-title: Tracer utility – volume: 8 start-page: 1 year: 2006 ident: ref14 article-title: A case for (partially) tagged geometric history length branch prediction publication-title: J. Instruct.-Level Parallelism – year: 2011 ident: ref13 article-title: A 64-Kbytes ITTAGE indirect branch predictor publication-title: J. Instruct.-Level Parallel. – ident: ref9 doi: 10.1145/3631882.3631904 – ident: ref10 doi: 10.1145/1065010.1065034 – ident: ref5 doi: 10.1145/2024716.2024718 – ident: ref8 doi: 10.1145/3620665.3640394 – year: 2022 ident: ref7 article-title: The championship simulator: Architectural simulation for education and competition – ident: ref12 doi: 10.1109/TC.2023.3337308 |
SSID | ssj0046384 |
Score | 2.3441832 |
Snippet | Modern OOO CPUs have very deep pipelines with large branch misprediction recovery penalties. Speculatively executed instructions on the wrong path can... |
SourceID | crossref ieee |
SourceType | Index Database Publisher |
StartPage | 221 |
SubjectTerms | Accuracy Benchmark testing CPU microarchitecture Industries IP networks Microarchitecture Out of order out of order execution Pipelines Pollution Prefetching Simulation |
Title | Correct Wrong Path |
URI | https://ieeexplore.ieee.org/document/11095315 |
Volume | 24 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3NS8MwFH-4nbw4pxPnFz148dCuS5MsOY7hGCLDg8PdSpoPD0Ino7vsr_clbXUIgrdSWgi_vPT3e31fAPeMC6mtQe9EaBlTLX18t0jjSUqUI4Wjss62WPLFij6t2bopVg-1MNbakHxmE38ZYvlmo3f-V9nId8dEm2Ed6KCd1cVa7WeXoiGFEDJjPEaN_h2TTOXoeTZFT5CwJGOotn3u4QEHHQxVCZwy78GyXU2dSvKR7Koi0ftfjRr_vdxTOGnUZTStzaEPR7Y8g147uSFqDvI59Gd-KIeuorftpnyPXlAGDmA1f3ydLeJmOkKsxxmtYs2JtUhx2lg9McKgstGEOCe4MDzVTBKTUeq4MsJZ56fXGqoMGyvEymWOZBfQLTelvYTIoG7g1ODuMBQYlCmjCuR9K9QkSJAhPLR45Z91E4w8OA-pzBHb3GObN9gOYeCR-HmuAeHqj_vXcOxfrzNgb6BbbXf2Fnm-Ku7C_n4BERyh3Q |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07T8MwED5BGWChFIoozwwsDElTx3bjsaqoCpSKoRXdosQPBqQUVcnCr-fsJFAhIbFFURRZn8_5vsu9AG4Zj4XUCr2TWAqfSmHju1noD0OSGpIZKqpsizmfLunjiq3qYnVXC6O1dslnOrCXLpav1rK0v8r6tjsm2gzbhT0kfsqqcq3mw0vRlFwQmTHuo0r_jkqGoj8bj9AXJCyIGOptm324xUJbY1Ucq0zaMG_WUyWTvAdlkQXy81erxn8v-AgOa33pjSqD6MCOzo-h3cxu8OqjfAKdsR3LIQvvdbPO37wXFIJdWE7uF-OpX89H8OUgooUvOdEaSU4qLYcqVqhtJCHGxDxWPJRMEBVRaniqYqONnV-raKrYIEWsTGRIdAqtfJ3rM_AUKgdOFe4PQ4lBWarSDJlfx-nQiZAe3DV4JR9VG4zEuQ-hSBDbxGKb1Nj2oGuR-HmuBuH8j_s3sD9dPM-S2cP86QIO7KuqfNhLaBWbUl8h6xfZtdvrL8LHpSo |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Correct+Wrong+Path&rft.jtitle=IEEE+computer+architecture+letters&rft.au=Godala%2C+Bhargav+Reddy&rft.au=Ramesh%2C+Sankara+Prasad&rft.au=Tibrewala%2C+Krishnam&rft.au=Pepi%2C+Chrysanthos&rft.date=2025-07-01&rft.issn=1556-6056&rft.eissn=1556-6064&rft.volume=24&rft.issue=2&rft.spage=221&rft.epage=224&rft_id=info:doi/10.1109%2FLCA.2025.3542809&rft.externalDBID=n%2Fa&rft.externalDocID=10_1109_LCA_2025_3542809 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1556-6056&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1556-6056&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1556-6056&client=summon |