Correlation-guided Placement for Nonvolatile FPGAs

Nonvolatile FPGAs have advantages of high density and near-zero leakage power compared with traditional SRAM-based FPGAs. However, they have lifetime issue. To deal with this problem, a series of configuration files can be generated with various logical-to-physical mappings so that intensive writes...

Full description

Saved in:
Bibliographic Details
Published in2023 60th ACM/IEEE Design Automation Conference (DAC) pp. 1 - 6
Main Authors Zhao, Mengying, Xu, Fanjin, Zheng, Huichuan, Zhang, Hao, Xiong, Yuqing, Jia, Zhiping, Cai, Xiaojun
Format Conference Proceeding
LanguageEnglish
Published IEEE 09.07.2023
Subjects
Online AccessGet full text
DOI10.1109/DAC56929.2023.10247963

Cover

Abstract Nonvolatile FPGAs have advantages of high density and near-zero leakage power compared with traditional SRAM-based FPGAs. However, they have lifetime issue. To deal with this problem, a series of configuration files can be generated with various logical-to-physical mappings so that intensive writes can be distributed to different physical regions for wear leveling. Currently, the configuration files are independently generated, which is time-consuming. In this paper, we propose to investigate correlations between components and use them to guide the computer-aided design (CAD) flow to speed up the procedure of deriving configuration files. Specifically, we develop dynamic probabilities to drive the swapping of placement step in the CAD flow to push components to locate appropriate positions quickly. Evaluation shows that the proposed schemes can deliver 36.32% reduction in number of swappings when compared with existing strategies, while maintaining comparable performance and lifetime.
AbstractList Nonvolatile FPGAs have advantages of high density and near-zero leakage power compared with traditional SRAM-based FPGAs. However, they have lifetime issue. To deal with this problem, a series of configuration files can be generated with various logical-to-physical mappings so that intensive writes can be distributed to different physical regions for wear leveling. Currently, the configuration files are independently generated, which is time-consuming. In this paper, we propose to investigate correlations between components and use them to guide the computer-aided design (CAD) flow to speed up the procedure of deriving configuration files. Specifically, we develop dynamic probabilities to drive the swapping of placement step in the CAD flow to push components to locate appropriate positions quickly. Evaluation shows that the proposed schemes can deliver 36.32% reduction in number of swappings when compared with existing strategies, while maintaining comparable performance and lifetime.
Author Xu, Fanjin
Zheng, Huichuan
Zhao, Mengying
Zhang, Hao
Xiong, Yuqing
Jia, Zhiping
Cai, Xiaojun
Author_xml – sequence: 1
  givenname: Mengying
  surname: Zhao
  fullname: Zhao, Mengying
  organization: Shandong University,School of Computer Science and Technology,China
– sequence: 2
  givenname: Fanjin
  surname: Xu
  fullname: Xu, Fanjin
  organization: Shandong University,School of Computer Science and Technology,China
– sequence: 3
  givenname: Huichuan
  surname: Zheng
  fullname: Zheng, Huichuan
  organization: Shandong University,School of Computer Science and Technology,China
– sequence: 4
  givenname: Hao
  surname: Zhang
  fullname: Zhang, Hao
  organization: Shandong University,School of Computer Science and Technology,China
– sequence: 5
  givenname: Yuqing
  surname: Xiong
  fullname: Xiong, Yuqing
  organization: Shandong University,School of Computer Science and Technology,China
– sequence: 6
  givenname: Zhiping
  surname: Jia
  fullname: Jia, Zhiping
  organization: Shandong University,School of Computer Science and Technology,China
– sequence: 7
  givenname: Xiaojun
  surname: Cai
  fullname: Cai, Xiaojun
  email: xj_cai@sdu.edu.cn
  organization: Shandong University,School of Computer Science and Technology,China
BookMark eNo1j8FKxDAURSMoqGP_QKQ_0Jrkvb4my1KdURh0FroekvZFCp1G0ir49yqOi8vZHA7cS3E6xYmFuFGyVEra27umrchqW2qpoVRSY20JTkRma2ugkqABjToX2TwPXpKsDErCC6HbmBKPbhniVLx9DD33-W50HR94WvIQU_4Up8_4K4ycr3ebZr4SZ8GNM2dHrsTr-v6lfSi2z5vHttkWTlu5FBa09gS18Y6ogwqNZO9QOh8wYF07r-Bn5KsQOuOJve67AIieOuyJYSWu_7oDM-_f03Bw6Wv_fw2-Af-NRqU
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/DAC56929.2023.10247963
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9798350323481
EndPage 6
ExternalDocumentID 10247963
Genre orig-research
GrantInformation_xml – fundername: National Natural Science Foundation of China
  funderid: 10.13039/501100001809
– fundername: Research and Development
  funderid: 10.13039/100006190
GroupedDBID 6IE
6IH
ACM
ALMA_UNASSIGNED_HOLDINGS
CBEJK
RIE
RIO
ID FETCH-LOGICAL-a290t-9322b6378ba66c35480eba40abf4f477ab13ab16b5ffc8b6eb2dcf344b6c4d6e3
IEDL.DBID RIE
IngestDate Wed Aug 27 02:51:00 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-a290t-9322b6378ba66c35480eba40abf4f477ab13ab16b5ffc8b6eb2dcf344b6c4d6e3
PageCount 6
ParticipantIDs ieee_primary_10247963
PublicationCentury 2000
PublicationDate 2023-July-9
PublicationDateYYYYMMDD 2023-07-09
PublicationDate_xml – month: 07
  year: 2023
  text: 2023-July-9
  day: 09
PublicationDecade 2020
PublicationTitle 2023 60th ACM/IEEE Design Automation Conference (DAC)
PublicationTitleAbbrev DAC
PublicationYear 2023
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssib060584064
Score 2.2321818
Snippet Nonvolatile FPGAs have advantages of high density and near-zero leakage power compared with traditional SRAM-based FPGAs. However, they have lifetime issue. To...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Correlation
Design automation
Field programmable gate arrays
Simulated annealing
Title Correlation-guided Placement for Nonvolatile FPGAs
URI https://ieeexplore.ieee.org/document/10247963
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3NS8MwFA-6kycVJ37Tg9fULXlN2uOYziE4dnCw28hLXkSUTrS9-NebtKuiIHgohJKPJnnJL315v_cYu_RWkJOm4IiYc3AguMnDetQFCuMMmcJEfcf9TE0XcLfMlhuyesOFIaLG-IzSmGzu8t3a1lFVFla4AB0kZpttBzlryVqd8MTrvQBOsGEBDwfF1fVonKkA_2kMEZ52hX-EUWlQZLLLZl37rfHIc1pXmNqPX64Z__2Be6z_TdhL5l9QtM-2qDxgYhwjb7S2bvyxfnLkknnUmsdKknBYTWbrMuxOIcMLJZP57ei9zxaTm4fxlG9CJHAjikHFw-lLoJI6R6OUldF5G6GBgUEPHrQ2OJThUZh5b3NU4T_aWS8BUFlwiuQh65Xrko5YApqsyUgDZgHVBeLQ5wakkF4rBcocs37s8Oq19YKx6vp68sf7U7YTx70xbS3OWK96q-k8AHiFF83EfQIcJpr3
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LSwMxEA5aD3pSseLbPXjdtU1mk91jqdaq7dJDC72VTB4ilq3o7sVfb7LbVRQED4EQkpCQxzeZzDdDyJVV1Ggm0xARkxA00FAm7jyKFKnU0shUen3HOOPDGTzM4_marF5xYYwxlfGZiXy2-svXK1V6VZk74RSE2zGbZMsBP8Q1XavZPv6Dz8ETrHnA3U56fdPrx9wJAJEPEh41zX8EUqlwZLBLsmYEtfnIS1QWGKmPX84Z_z3EPdL-puwFky8w2icbJj8gtO9jb9TWbuFT-ayNDiZeb-47CZy4GmSr3N1PrsLSBIPJXe-9TWaD22l_GK6DJISSpp0idPIXRc5EgpJzxbz7NoMSOhItWBBCYpe5xDG2ViXI3UtaK8sAkCvQ3LBD0spXuTkiAQijZGwEYOxwnSJ2bSKBUWYF58DlMWn7CS9eaz8Yi2auJ3-UX5Lt4XQ8Wozus8dTsuPXoDJ0Tc9Iq3grzbmD8wIvqkX8BG4-nkQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2023+60th+ACM%2FIEEE+Design+Automation+Conference+%28DAC%29&rft.atitle=Correlation-guided+Placement+for+Nonvolatile+FPGAs&rft.au=Zhao%2C+Mengying&rft.au=Xu%2C+Fanjin&rft.au=Zheng%2C+Huichuan&rft.au=Zhang%2C+Hao&rft.date=2023-07-09&rft.pub=IEEE&rft.spage=1&rft.epage=6&rft_id=info:doi/10.1109%2FDAC56929.2023.10247963&rft.externalDocID=10247963