TSV stress aware timing analysis with applications to 3D-IC layout optimization
As the geometry shrinking faces severe limitations, 3D wafer stacking with through silicon via (TSV) has gained interest for future SOC integration. Since TSV fill material and silicon have different coefficients of thermal expansion (CTE), TSV causes silicon deformation due to different temperature...
Saved in:
Published in | Design Automation Conference pp. 803 - 806 |
---|---|
Main Authors | , , , , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
01.06.2010
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | As the geometry shrinking faces severe limitations, 3D wafer stacking with through silicon via (TSV) has gained interest for future SOC integration. Since TSV fill material and silicon have different coefficients of thermal expansion (CTE), TSV causes silicon deformation due to different temperatures at chip manufacturing and operating. The widely used TSV fill material is copper which causes tensile stress on silicon near TSV. In this paper, we propose systematic TSV stress aware timing analysis and show how to optimize layout for better performance. First, we generate a stress contour map with an analytical radial stress model. Then, the tensile stress is converted to hole and electron mobility variations depending on geometric relation between TSVs and transistors. Mobility variation aware cell library and netlist are generated and incorporated in an industrial timing engine for 3D-IC timing analysis. It is interesting to observe that rise and fall time react differently to stress and relative locations with respect to TSVs. Overall, TSV stress induced timing variations can be as much as ±10% for an individual cell. Thus as an application for layout optimization, we can exploit the stress-induced mobility enhancement to improve timing on critical cells. We show that stress-aware perturbation could reduce cell delay by up to 14.0% and critical path delay by 6.5% in our test case. |
---|---|
AbstractList | As the geometry shrinking faces severe limitations, 3D wafer stacking with through silicon via (TSV) has gained interest for future SOC integration. Since TSV fill material and silicon have different coefficients of thermal expansion (CTE), TSV causes silicon deformation due to different temperatures at chip manufacturing and operating. The widely used TSV fill material is copper which causes tensile stress on silicon near TSV. In this paper, we propose systematic TSV stress aware timing analysis and show how to optimize layout for better performance. First, we generate a stress contour map with an analytical radial stress model. Then, the tensile stress is converted to hole and electron mobility variations depending on geometric relation between TSVs and transistors. Mobility variation aware cell library and netlist are generated and incorporated in an industrial timing engine for 3D-IC timing analysis. It is interesting to observe that rise and fall time react differently to stress and relative locations with respect to TSVs. Overall, TSV stress induced timing variations can be as much as ±10% for an individual cell. Thus as an application for layout optimization, we can exploit the stress-induced mobility enhancement to improve timing on critical cells. We show that stress-aware perturbation could reduce cell delay by up to 14.0% and critical path delay by 6.5% in our test case. |
Author | Young-Joon Lee Sung Kyu Lim Jae-Seok Yang Pan, David Z Athikulwongse, Krit |
Author_xml | – sequence: 1 surname: Jae-Seok Yang fullname: Jae-Seok Yang email: jsyang@cerc.utexas.edu organization: Dept. of ECE, Univ. of Texas at Austin, Austin, TX, USA – sequence: 2 givenname: Krit surname: Athikulwongse fullname: Athikulwongse, Krit email: krit@ece.gatech.edu organization: Sch. of ECE, Georgia Inst. of Technol., Atlanta, GA, USA – sequence: 3 surname: Young-Joon Lee fullname: Young-Joon Lee email: yjlee@ece.gatech.edu organization: Sch. of ECE, Georgia Inst. of Technol., Atlanta, GA, USA – sequence: 4 surname: Sung Kyu Lim fullname: Sung Kyu Lim email: limsk@ece.gatech.edu organization: Sch. of ECE, Georgia Inst. of Technol., Atlanta, GA, USA – sequence: 5 givenname: David Z surname: Pan fullname: Pan, David Z email: dpan@ece.utexas.edu organization: Dept. of ECE, Univ. of Texas at Austin, Austin, TX, USA |
BookMark | eNotkE1Lw0AURUdswVqzduFm_kDqvPnOUqLVQqELi7grL8lER9IkZEZK_fWm2tXhcLl3ca_JpO1aR8gtsAWAVPdgheFGLk6URl-QJDN2DJhgjHF1eXYupdbGwITMmBE2Bcbep2RmVaqlzLi8IkkIX2MFgDNl5Ixstq9vNMTBhUDxgIOj0e99-0GxxeYYfKAHHz8p9n3jS4y-awONHRWP6SqnDR6770i7_tT5-UtvyLTGJrjkzDnZLp-2-Uu63jyv8od1itzamPJMA0IGaOuikBmTrhQCuWIlFKVCVqGuy9pWdVkVrsrGD0xh1SjMugKtmJO7_1nvnNv1g9_jcNwpxYUGIX4BhIZWTA |
ContentType | Conference Proceeding |
DBID | 6IE 6IH CBEJK RIE RIO |
DOI | 10.1145/1837274.1837476 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE/IET Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE/IET Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering |
EISBN | 9781450300025 1450300022 |
EndPage | 806 |
ExternalDocumentID | 5523613 |
Genre | orig-research |
GroupedDBID | 123 29O 6IE 6IF 6IH 6IK 6IL 6IM 6IN AAJGR ACGFS ACM ADZIZ ALMA_UNASSIGNED_HOLDINGS APO BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IJVOP IPLJI JC5 M43 OCL RIE RIG RIL RIO RNS |
ID | FETCH-LOGICAL-a288t-2961a191a8fbb4904ec33a250c1bc5a0da6fcf8dfcdbed91147b85cdb08eba83 |
IEDL.DBID | RIE |
ISBN | 9781424466771 1424466776 |
ISSN | 0738-100X |
IngestDate | Wed Jun 26 19:24:18 EDT 2024 |
IsDoiOpenAccess | false |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | true |
LCCN | 85-644924 |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-a288t-2961a191a8fbb4904ec33a250c1bc5a0da6fcf8dfcdbed91147b85cdb08eba83 |
OpenAccessLink | http://www.cerc.utexas.edu/utda/publications/p803-yang.pdf?origin%3Dpublication_detail |
PageCount | 4 |
ParticipantIDs | ieee_primary_5523613 |
PublicationCentury | 2000 |
PublicationDate | 2010-June |
PublicationDateYYYYMMDD | 2010-06-01 |
PublicationDate_xml | – month: 06 year: 2010 text: 2010-June |
PublicationDecade | 2010 |
PublicationTitle | Design Automation Conference |
PublicationTitleAbbrev | DAC |
PublicationYear | 2010 |
Publisher | IEEE |
Publisher_xml | – name: IEEE |
SSID | ssj0001120574 ssj0004161 ssj0000452565 |
Score | 2.1579213 |
Snippet | As the geometry shrinking faces severe limitations, 3D wafer stacking with through silicon via (TSV) has gained interest for future SOC integration. Since TSV... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 803 |
SubjectTerms | 3DIC Delay Geometry mobility variation Silicon Stacking stress Tensile stress Thermal expansion Thermal stresses Three-dimensional integrated circuits Through-silicon vias Timing timing analysis TSV |
Title | TSV stress aware timing analysis with applications to 3D-IC layout optimization |
URI | https://ieeexplore.ieee.org/document/5523613 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjZ07T8MwEMetthMsPFoE5SEPjDiNE9tx5kJVkHhIFNStOj_CAGqqKhGCT4-dpA8hBqbYkSwl1il3ufP_dwhdOp-ccKqBGCEscf7aktREhmRcA1NRYkJd0T4fxPiF3U35tIWu1loYa211-MwGfljV8k2uS58qG3DuUSFxG7VlGNVarXU-xaPBeVOxq_IrNHKhCNtoJGnFTnUW7XGm4XQl8hIiScSK_dTMacMAoowPnMk7F88Cf2WeTLLVhKXyQaM9dL96-vroyXtQFirQ37_Ajv99vX3U26j98NPajx2glp0fot0tUGEXPU6eX3EtK8HwCUuLC98N7A1DwzTBPp-Lt6vhuMhxfE1uh_gDvvKywPnCr6lVnz00Gd1MhmPStGIgEElZkCgVFNyvHchMKZaGzOo4Bhc-aao0h9CAyHQmTaaNssZ9QFmiJHeTUFoFMj5CnXk-t8cIqyQFqkxMTayZVSlEodLUmUQGqVSUnaCu35nZooZtzJpN6f99-xTt1OV8nxY5Q51iWdpzFyUU6qIyjx8uLbTs |
link.rule.ids | 310,311,786,790,795,796,802,27956,55107 |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjZ3NT4MwGMabOQ_qxY_N-G0PHi1SaEs5T5dNt2kimt2WfuFBM5YFYvSvtwX2EePBE5SEBJo3POV9-_xeAK6sJkcUK4E0YwZZvTYo1oFGKVWCyCDSvippnyPWeyH3YzpugOulF8YYU24-M547LWv5OlOFS5XdUOpQIeEG2LQ670eVW2uZUXFwcFrX7MoMCw7sYoSsXJK4pKfamHZAU3-8sHkxFkVsQX-qx7imAGFCb2zQW5EnnjsSxyZZa8NSqlB3FwwXz19tPnn3ilx66vsX2vG_L7gH2iu_H3xaKtk-aJjpAdhZQxW2wGPy_AorYwkUn2JuYO76gb1BUVNNoMvowvV6OMwzGN6ifgd-iK-syGE2c_dUvs82SLp3SaeH6mYMSASc5yiIGRb2507wVEoS-8SoMBR2AaWwVFT4WrBUpVynSkuj7SeURJJTO_C5kYKHh6A5zabmCEAZxQJLHWIdKmJkLAJfKmyDIhUxl5gcg5abmcmswm1M6kk5-fvyJdjqJcPBZNAfPZyC7aq475IkZ6CZzwtzbtcMubwoQ-UH7UO4QA |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Design+Automation+Conference&rft.atitle=TSV+stress+aware+timing+analysis+with+applications+to+3D-IC+layout+optimization&rft.au=Jae-Seok+Yang&rft.au=Athikulwongse%2C+Krit&rft.au=Young-Joon+Lee&rft.au=Sung+Kyu+Lim&rft.date=2010-06-01&rft.pub=IEEE&rft.isbn=9781424466771&rft.issn=0738-100X&rft.spage=803&rft.epage=806&rft_id=info:doi/10.1145%2F1837274.1837476&rft.externalDocID=5523613 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0738-100X&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0738-100X&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0738-100X&client=summon |