Finite State Machines in Hardware Theory and Design (with VHDL and SystemVerilog)
Modern, complex digital systems invariably include hardware-implemented finite state machines. The correct design of such parts is crucial for attaining proper system performance. This book offers detailed, comprehensive coverage of the theory and design for any category of hardware-implemented fini...
Saved in:
Main Author | |
---|---|
Format | eBook Book |
Language | English |
Published |
Cambridge, Massachusetts
MIT Press
2013
The MIT Press |
Edition | 1 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | Modern, complex digital systems invariably include hardware-implemented finite state machines. The correct design of such parts is crucial for attaining proper system performance. This book offers detailed, comprehensive coverage of the theory and design for any category of hardware-implemented finite state machines. It describes crucial design problems that lead to incorrect or far from optimal implementation and provides examples of finite state machines developed in both VHDL and SystemVerilog (the successor of Verilog) hardware description languages. Important features include: extensive review of design practices for sequential digital circuits; a new division of all state machines into three hardware-based categories, encompassing all possible situations, with numerous practical examples provided in all three categories; the presentation of complete designs, with detailed VHDL and SystemVerilog codes, comments, and simulation results, all tested in FPGA devices; and exercise examples, all of which can be synthesized, simulated, and physically implemented in FPGA boards. Additional material is available on the book's Website. Designing a state machine in hardware is more complex than designing it in software. Although interest in hardware for finite state machines has grown dramatically in recent years, there is no comprehensive treatment of the subject. This book offers the most detailed coverage of finite state machines available. It will be essential for industrial designers of digital systems and for students of electrical engineering and computer science. |
---|---|
AbstractList | A comprehensive guide to the theory and design of hardware-implemented finite state machines, with design examples developed in both VHDL and SystemVerilog languages.
Modern, complex digital systems invariably include hardware-implemented finite state machines. The correct design of such parts is crucial for attaining proper system performance. This book offers detailed, comprehensive coverage of the theory and design for any category of hardware-implemented finite state machines. It describes crucial design problems that lead to incorrect or far from optimal implementation and provides examples of finite state machines developed in both VHDL and SystemVerilog (the successor of Verilog) hardware description languages.
Important features include: extensive review of design practices for sequential digital circuits; a new division of all state machines into three hardware-based categories, encompassing all possible situations, with numerous practical examples provided in all three categories; the presentation of complete designs, with detailed VHDL and SystemVerilog codes, comments, and simulation results, all tested in FPGA devices; and exercise examples, all of which can be synthesized, simulated, and physically implemented in FPGA boards. Additional material is available on the book's Website.
Designing a state machine in hardware is more complex than designing it in software. Although interest in hardware for finite state machines has grown dramatically in recent years, there is no comprehensive treatment of the subject. This book offers the most detailed coverage of finite state machines available. It will be essential for industrial designers of digital systems and for students of electrical engineering and computer science. A comprehensive guide to the theory and design of hardware-implemented finite state machines, with design examples developed in both VHDL and SystemVerilog languages. Modern, complex digital systems invariably include hardware-implemented finite state machines. The correct design of such parts is crucial for attaining proper system performance. This book offers detailed, comprehensive coverage of the theory and design for any category of hardware-implemented finite state machines. It describes crucial design problems that lead to incorrect or far from optimal implementation and provides examples of finite state machines developed in both VHDL and SystemVerilog (the successor of Verilog) hardware description languages.Important features include: extensive review of design practices for sequential digital circuits; a new division of all state machines into three hardware-based categories, encompassing all possible situations, with numerous practical examples provided in all three categories; the presentation of complete designs, with detailed VHDL and SystemVerilog codes, comments, and simulation results, all tested in FPGA devices; and exercise examples, all of which can be synthesized, simulated, and physically implemented in FPGA boards. Additional material is available on the book's Website. Designing a state machine in hardware is more complex than designing it in software. Although interest in hardware for finite state machines has grown dramatically in recent years, there is no comprehensive treatment of the subject. This book offers the most detailed coverage of finite state machines available. It will be essential for industrial designers of digital systems and for students of electrical engineering and computer science. Modern, complex digital systems invariably include hardware-implemented finite state machines. The correct design of such parts is crucial for attaining proper system performance. This book offers detailed, comprehensive coverage of the theory and design for any category of hardware-implemented finite state machines. Modern, complex digital systems invariably include hardware-implemented finite state machines. The correct design of such parts is crucial for attaining proper system performance. This book offers detailed, comprehensive coverage of the theory and design for any category of hardware-implemented finite state machines. It describes crucial design problems that lead to incorrect or far from optimal implementation and provides examples of finite state machines developed in both VHDL and SystemVerilog (the successor of Verilog) hardware description languages. Important features include: extensive review of design practices for sequential digital circuits; a new division of all state machines into three hardware-based categories, encompassing all possible situations, with numerous practical examples provided in all three categories; the presentation of complete designs, with detailed VHDL and SystemVerilog codes, comments, and simulation results, all tested in FPGA devices; and exercise examples, all of which can be synthesized, simulated, and physically implemented in FPGA boards. Additional material is available on the book's Website. Designing a state machine in hardware is more complex than designing it in software. Although interest in hardware for finite state machines has grown dramatically in recent years, there is no comprehensive treatment of the subject. This book offers the most detailed coverage of finite state machines available. It will be essential for industrial designers of digital systems and for students of electrical engineering and computer science. |
Author | Pedroni, Volnei A |
Author_xml | – sequence: 1 givenname: Volnei A surname: Pedroni fullname: Pedroni, Volnei A |
BackLink | https://cir.nii.ac.jp/crid/1130000796284724352$$DView record in CiNii |
BookMark | eNqNkb1PwzAQxY2gCFoYGBlARUIChrZnu_4aoSoUiY8BxGo5yRUMJSlxoP8-TlMEI4PPst7v7uT32mQjL3Ik5JBCXwlBB---mpcYwsBIofoANB6ga6QNTDJODRi9_vfRIm0GlAOYIaebZO_09vpxVDzfYXVGh7FVbZHdEF7rIVxFyGyTo0uf-wq7D5WL9dalLz7H0PV5d-LKbOFK3CGtqZsF3F3dHfJ0OX4cTXo391fXo_ObnmPcAO1pzmWipjJLM5akZspACWmkNAIZ0wmnmRTAE9CAinPjFEOGGaaZkSg4TnmHnDWDXXjDRXgpZlWwXzNMiuItWKP06qMU2L9ZMDKyJw07L4uPTwyVXWIp5lXpZnZ8MRLRX61r8rghc-9t6utKazujc0YyPVRsyEW9_KDBYj42LZ5zrJq9jclRH_zqKwVsnaj9SdTWidqYg12G0SH7TYdHxFWLVJRJqfk3fGWSdA |
ContentType | eBook Book |
Copyright | 2013 Massachusetts Institute of Technology |
Copyright_xml | – notice: 2013 Massachusetts Institute of Technology |
DBID | RYH |
DEWEY | 621.39/2 |
DOI | 10.7551/mitpress/9657.001.0001 |
DatabaseName | CiNii Complete |
DatabaseTitleList | |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering Computer Science |
EISBN | 0262319098 9780262319096 9780262319102 0262319101 |
Edition | 1 |
ExternalDocumentID | 9780262319102 9780262319096 EBC5965886 BB16292267 140007 10_7551_mitpress_9657_001_0001 6712668 |
GroupedDBID | -D2 38. 6IK AABBV AAIPT AAOBU ABFEK ABOMZ AEFEZ AEGYG ALMA_UNASSIGNED_HOLDINGS AVWKF AZFZN BBABE BEFXN BFFAM BGNUA BKEBE BPEOZ EBNQF ECNEQ ISLSO MCG MICIX MIJRL MYL OCL D2 ABAZT AHWGJ RYH |
ID | FETCH-LOGICAL-a23901-8336b7f6dcd2bc9f2075696695e228b31d6503b080e7339a72e2edecd96e53ef3 |
IEDL.DBID | -D2 |
ISBN | 0262319098 9780262319096 9780262019668 0262019663 |
IngestDate | Fri Nov 08 05:43:03 EST 2024 Thu Mar 20 12:07:29 EDT 2025 Fri May 30 22:58:25 EDT 2025 Thu Jun 26 22:58:06 EDT 2025 Mon Sep 05 02:14:04 EDT 2022 Mon Jun 17 11:51:08 EDT 2024 Sun Apr 21 09:07:50 EDT 2024 |
IsPeerReviewed | false |
IsScholarly | false |
LCCN | 2013009431 |
LCCallNum_Ident | TK7885.7 |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-a23901-8336b7f6dcd2bc9f2075696695e228b31d6503b080e7339a72e2edecd96e53ef3 |
Notes | Includes bibliographical references (p. [331] ) and index |
OCLC | (MITCogNet)140007 881431491 |
PQID | EBC5965886 |
PageCount | 352 |
ParticipantIDs | askewsholts_vlebooks_9780262319102 askewsholts_vlebooks_9780262319096 proquest_ebookcentral_EBC5965886 nii_cinii_1130000796284724352 mit_cognetbooks_140007 mit_books_10_7551_mitpress_9657_001_0001 ieee_books_6712668 |
ProviderPackageCode | MIJRL |
PublicationCentury | 2000 |
PublicationDate | 2013 20131220 2014 c2013 2014-01-31 2013-12-20 |
PublicationDateYYYYMMDD | 2013-01-01 2013-12-20 2014-01-01 2014-01-31 |
PublicationDate_xml | – year: 2013 text: 2013 |
PublicationDecade | 2010 |
PublicationPlace | Cambridge, Massachusetts |
PublicationPlace_xml | – name: Cambridge, Massachusetts – name: Cambridge, Mass – name: Cambridge |
PublicationYear | 2013 2014 |
Publisher | MIT Press The MIT Press |
Publisher_xml | – name: MIT Press – name: The MIT Press |
SSID | ssj0001370949 |
Score | 1.9067591 |
Snippet | Modern, complex digital systems invariably include hardware-implemented finite state machines. The correct design of such parts is crucial for attaining proper... A comprehensive guide to the theory and design of hardware-implemented finite state machines, with design examples developed in both VHDL and SystemVerilog... Modern, complex digital systems invariably include hardware-implemented finite state machines. The correct design of such parts is crucial for attaining proper... |
SourceID | askewsholts proquest nii mit ieee |
SourceType | Aggregation Database Publisher |
SubjectTerms | Components, Circuits, Devices and Systems Computer Science Computer systems Computer systems -- Mathematical models Computing and Processing data processing mathematical models Sequential machine theory Sequential machine theory -- Data processing systemverilog (computer hardware description language) vhdl (computer hardware description language) |
Subtitle | Theory and Design (with VHDL and SystemVerilog) |
TableOfContents | Intro -- Contents -- Preface -- Acknowledgments -- 1 The Finite State Machine Approach -- 2 Hardware Fundamentals - Part I -- 3 Hardware Fundamentals - Part II -- 4 Design Steps and Classical Mistakes -- 5 Regular (Category 1) State Machines -- 6 VHDL Design of Regular (Category 1) State Machines -- 7 SystemVerilog Design of Regular (Category 1) State Machines -- 8 Timed (Category 2) State Machines -- 9 VHDL Design of Timed (Category 2) State Machines -- 10 SystemVerilog Design of Timed (Category 2) State Machines -- 11 Recursive (Category 3) State Machines -- 12 VHDL Design of Recursive (Category 3) State Machines -- 13 SystemVerilog Design of Recursive (Category 3) State Machines -- 14 Additional Design Examples -- 15 Pointer-Based FSM Implementation -- Bibliography -- Index |
Title | Finite State Machines in Hardware |
URI | https://ieeexplore.ieee.org/servlet/opac?bknumber=6712668 http://dx.doi.org/10.7551/mitpress/9657.001.0001 http://cognet.mit.edu/book/finite-state-machines-hardware https://cir.nii.ac.jp/crid/1130000796284724352 https://ebookcentral.proquest.com/lib/[SITE_ID]/detail.action?docID=5965886 https://www.vlebooks.com/vleweb/product/openreader?id=none&isbn=9780262319096&uid=none https://www.vlebooks.com/vleweb/product/openreader?id=none&isbn=9780262319102&uid=none |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwnV1LS8QwEB58XNyLb6wvqnjw0tUm26Q5Ceoui6AnFfFSmmYKZbHCbkXw1zuT7eKiguAllDSlyUyb-eaRGYATlxOssKWI5LnJo56RcZS6noyKGFOrpSlyn1Lo9k4NH3o3T8nTXKkvrnDig8-wy5fel8_mSVqE1yIv7KgtlaF0TMIlXYRljinkfzK6Fl_mFalJcTHTM8GaYMHZS9X40NIzoxJOWxhz6sK4A518MqL9hPaaZtKWWCE5Q6Opravqxx7tBc9gFZ5nU57Gm4y6b43tFh_fsjn-a01rsIx81GEdFrDegM5casJNOBpUjEZDD0bDWx9yiZOwqkP29b_nY9yCx0H__moYteUUolywZSNKpVRWl8oVTtjClILggiJ1xyQoRGpl7AiuSUsYErWUJtcCBTosnFGYSCzlNizVrzXuQKj5zK_SmDiS8axFOyK3SYRVpUODIoDjObJmtFTWGSYZ5zsShLgIhhj19yBCPwGsM9Gy6a2WQAGcEoPaPlJjmMHZjMEZM5hj9bxjPYBtHsrBWNi0D_QYGQVwQOzNiorbmL161GkUi2tBGJJeHM4Yn_mJtdGyWf_yKuGUOana_W1ue7AifMkMNtPsw1IzfsMDAi6NPfSf6CdaCOSA |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwzZ3NbtQwEMdHpT3AXqBARYCWgEDikt3G3tjxgUs_Vlva7amg3qw4nkhRIUhNSgVvwqvwdMx4s7RqK_VUqZcoSpzEykwyP9t_jwHe-4KwwlUikZumSMZGpknuxzIpU8ydlqYsQkqh2aGafhl_Ps6Ol-DP_7kwiBjEZzjk3TCWz7g5UjqlWJL38sl9_HVOjbP2094OWfKDEJPdo-1p0q8fkBSCm_JJLqVyulK-9MKVphIUHxXxvclQiNzJ1BOfSEfQhFpKU2iBAj2W3ijMJFaSbvwAVggyMv6Ekh1x0X0jNTWMzHzOsSbsGH2vuyBdHRmVcVrElFMjpgMYFO0J_a_oX9a1_RIuFMeoNG2bur4WA0JgmzyGv4tXMteznAzPOjcsf1_JFnkv39kTWEGeqrEKS9g8hcGl1IrP4O2kZpqOA0zHsyAZxTaum5i1CufFKT6Hr3dTtTVYbn40-AJizXOWlcbME6NwL4Anc5pMOFV5NCgieHfJbPbntzB03VrO1ySIGAmjjLq9ENFbBKtsFDs_1Vskgo_kAP0xaoaxA9mFA1l2INYaBmFABGtclMVk2PUXjJnsIlgn97FlzduURyXpoFGMG4IYmB4cLxzLhor1al-7u7WdccqfXL28qW5v4OH0aHZgD_YO91_BIxGW_-Aup9ew3J2e4TpBWOc2wucQQ3HnzvQPONkzIg |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=book&rft.title=Finite+State+Machines+in+Hardware&rft.au=Pedroni%2C+Volnei+A&rft.date=2013-01-01&rft.pub=MIT+Press&rft.isbn=9780262319096&rft_id=info:doi/10.7551%2Fmitpress%2F9657.001.0001&rft.externalDocID=6712668 |
thumbnail_m | http://utb.summon.serialssolutions.com/2.0.0/image/custom?url=https%3A%2F%2Fvle.dmmserver.com%2Fmedia%2F640%2F97802623%2F9780262319096.jpg http://utb.summon.serialssolutions.com/2.0.0/image/custom?url=https%3A%2F%2Fvle.dmmserver.com%2Fmedia%2F640%2F97802623%2F9780262319102.jpg |