SUNMAP a tool for automatic topology selection and generation for NoCs

Increasing communication demands of processor and memory cores in Systems on Chips (SoCs) necessitate the use of Networks on Chip (NoC) to interconnect the cores. An important phase in the design of NoCs is he mapping of cores onto the most suitable opology for a given application. In this paper, we...

Full description

Saved in:
Bibliographic Details
Published in2004 41st Conference Design Automation pp. 914 - 919
Main Authors Murali, Srinivasan, De Micheli, Giovanni
Format Conference Proceeding
LanguageEnglish
Published New York, NY, USA ACM 07.06.2004
IEEE
Association for Computing Machinery
SeriesACM Conferences
Subjects
Online AccessGet full text
ISBN1581138288
9781581138283
1511838288
ISSN0738-100X
DOI10.1145/996566.996809

Cover

Loading…
Abstract Increasing communication demands of processor and memory cores in Systems on Chips (SoCs) necessitate the use of Networks on Chip (NoC) to interconnect the cores. An important phase in the design of NoCs is he mapping of cores onto the most suitable opology for a given application. In this paper, we present SUNMAP a tool for automatically selecting he best topology for a given application and producing a mapping of cores onto that topology. SUNMAP explores various design objectives such as minimizing average communication delay, area, power dissipation subject to bandwidth and area constraints. The tool supports different routing functions (dimension ordered, minimum-path, traffic splitting) and uses floorplanning information early in the topology selection process to provide feasible mappings. The network components of the chosen NoC are automatically generated using cycle-accurate SystemC soft macros from X-pipes architecture. SUNMAP automates NoC selection and generation, bridging an important design gap in building NoCs. Several experimental case studies are presented in the paper, which show the rich design space exploration capabilities of SUNMAP.
AbstractList Increasing communication demands of processor and memory cores in Systems on Chips (SoCs) necessitate the use of Networks on Chip (NoC) to interconnect the cores. An important phase in the design of NoCs is he mapping of cores onto the most suitable opology for a given application. In this paper, we present SUNMAP a tool for automatically selecting he best topology for a given application and producing a mapping of cores onto that topology. SUNMAP explores various design objectives such as minimizing average communication delay, area, power dissipation subject to bandwidth and area constraints. The tool supports different routing functions (dimension ordered, minimum-path, traffic splitting) and uses floorplanning information early in the topology selection process to provide feasible mappings. The network components of the chosen NoC are automatically generated using cycle-accurate SystemC soft macros from X-pipes architecture. SUNMAP automates NoC selection and generation, bridging an important design gap in building NoCs. Several experimental case studies are presented in the paper, which show the rich design space exploration capabilities of SUNMAP.
Author De Micheli, Giovanni
Murali, Srinivasan
Author_xml – sequence: 1
  givenname: Srinivasan
  surname: Murali
  fullname: Murali, Srinivasan
  organization: Stanford University, Stanford, CA
– sequence: 2
  givenname: Giovanni
  surname: De Micheli
  fullname: De Micheli, Giovanni
  organization: Stanford University, Stanford, CA
BackLink http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=17345597$$DView record in Pascal Francis
BookMark eNqNkLtLA0EQhxeMYhJTWllr5cV9P8oQ4gPiAzRgt8yts3B6uYu3SeF_78oF0jrNr5iP-Q3fiAyatkFCzhmdMibVjXNaaT3NYak7IiOmLGPCcmsHZEiNsAWj9P2UTFL6pHmMcUaKITl5XT09zl7OyHGEOuFkn2Oyul28ze-L5fPdw3y2LIALuS0UusiEE9GYUlH44CoEpEpym6u0AlmihFgaEBS11VJzHYAilxSkEjyIMbnq72669nuHaevXVQpY19Bgu0teMGXyozKDl3sQUoA6dtCEKvlNV62h-_HMCKmUM5m76LkKEQ9rwblm8lAHYe3Ltv1KnlH_J8z3wnwvLIPX_wJ92VUYxS80qGWZ
ContentType Conference Proceeding
Copyright 2004 ACM
2006 INIST-CNRS
Copyright_xml – notice: 2004 ACM
– notice: 2006 INIST-CNRS
DBID 6IE
6IH
CBEJK
RIE
RIO
IQODW
7SC
8FD
JQ2
L7M
L~C
L~D
DOI 10.1145/996566.996809
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
Pascal-Francis
Computer and Information Systems Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
DatabaseTitle Computer and Information Systems Abstracts
Technology Research Database
Computer and Information Systems Abstracts – Academic
Advanced Technologies Database with Aerospace
ProQuest Computer Science Collection
Computer and Information Systems Abstracts Professional
DatabaseTitleList
Computer and Information Systems Abstracts
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
Applied Sciences
EndPage 919
ExternalDocumentID 17345597
1322614
Genre orig-research
Conference Paper
GroupedDBID 6IE
6IH
6IK
6IL
AAJGR
AAVQY
ACM
ADPZR
ALMA_UNASSIGNED_HOLDINGS
APO
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
GUFHI
OCL
RIE
RIL
RIO
123
29O
6IF
6IM
6IN
AAWTH
ACGFS
ADZIZ
CHZPO
IEGSK
IJVOP
IPLJI
M43
RNS
IQODW
LHSKQ
7SC
8FD
JQ2
L7M
L~C
L~D
ID FETCH-LOGICAL-a234t-5e9f1393f77b50ad25cce0542838265a4be4afb7a30e6864626ca0e240a4532c3
IEDL.DBID RIE
ISBN 1581138288
9781581138283
1511838288
ISSN 0738-100X
IngestDate Fri Jul 11 03:59:02 EDT 2025
Wed Apr 02 07:18:44 EDT 2025
Tue Aug 26 18:32:47 EDT 2025
Wed Jan 31 06:48:08 EST 2024
IsPeerReviewed false
IsScholarly true
Keywords networks on chip
mapping
systems on chip
topology
SystemC
Interconnection network
Processor
Circuit design
Network architecture
Mapping
System on a chip
Case study
Integrated circuit layout
Energy dissipation
Interconnection
Integrated circuit
Delay time
Computer aided design
Language English
License Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from Permissions@acm.org
CC BY 4.0
LinkModel DirectLink
MeetingName DAC04: The 41st Annual Design Automation Conference 2004
MergedId FETCHMERGED-LOGICAL-a234t-5e9f1393f77b50ad25cce0542838265a4be4afb7a30e6864626ca0e240a4532c3
Notes SourceType-Conference Papers & Proceedings-1
ObjectType-Conference Paper-1
content type line 25
PQID 31571004
PQPubID 23500
PageCount 6
ParticipantIDs acm_books_10_1145_996566_996809
ieee_primary_1322614
pascalfrancis_primary_17345597
acm_books_10_1145_996566_996809_brief
proquest_miscellaneous_31571004
PublicationCentury 2000
PublicationDate 20040607
20040000
2004
20040601
PublicationDateYYYYMMDD 2004-06-07
2004-01-01
2004-06-01
PublicationDate_xml – month: 06
  year: 2004
  text: 20040607
  day: 07
PublicationDecade 2000
PublicationPlace New York, NY, USA
PublicationPlace_xml – name: New York, NY, USA
– name: New York NY
– name: Piscataway NJ
PublicationSeriesTitle ACM Conferences
PublicationTitle 2004 41st Conference Design Automation
PublicationTitleAbbrev DAC
PublicationYear 2004
Publisher ACM
IEEE
Association for Computing Machinery
Publisher_xml – name: ACM
– name: IEEE
– name: Association for Computing Machinery
SSID ssj0000779743
ssj0004161
Score 1.9542501
Snippet Increasing communication demands of processor and memory cores in Systems on Chips (SoCs) necessitate the use of Networks on Chip (NoC) to interconnect the...
SourceID proquest
pascalfrancis
ieee
acm
SourceType Aggregation Database
Index Database
Publisher
StartPage 914
SubjectTerms Algorithm design and analysis
Applied sciences
Bandwidth
Delay
Design. Technologies. Operation analysis. Testing
Electronics
Exact sciences and technology
Hardware -- Communication hardware, interfaces and storage -- Buses and high-speed links
Hardware -- Hardware validation
Integrated circuits
Integrated circuits by function (including memories and processors)
Libraries
Network topology
Network-on-a-chip
Power dissipation
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Switches
System-on-a-chip
Telecommunication traffic
Subtitle a tool for automatic topology selection and generation for NoCs
Title SUNMAP
URI https://ieeexplore.ieee.org/document/1322614
https://www.proquest.com/docview/31571004
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1Lb9QwEB61PcGFQotYHsUHuJFtNn5kww1VlAppV5Vgpb1ZtjNGiJKgJjmUX8-Ms9vlJcEpT0XOjBN_Y8_3DcCLIhbG-dxnypsqUzK4zGuMWYkqVLHyNCIyOXmxNBcr9X6t13vw6pYLg4gp-QynvJvW8us2DDxVdsqRk-Gq1fvUzUau1o4DOUvaqNRjWa40XzOJi9GzpJBivhXXVPqU8D0hmClt5pyEuO_C101hFU6LdB1ZJo4lLf74O6ch5_weLLaNHTNNvkyH3k_D9990HP_3bQ7heEfuE5e3w9Z92MPmAdz9SZfwCN59WC0Xby5fCyf6tr0SBGyFG_o2ybvSqVRX4UZ0qYYOOVa4phafkoB1OuT7l-1Zdwyr87cfzy6yTcWFzBVS9ZnGKhIklLEsvc5dXegQkEBdwWY02imPykVfOpmjmRtF0VBwORIqcErLIsiHcNC0DT4CIbHSPtaGBc5UXldzqaSLpihDyGdo9ASek-kthxKdHdnR2o7OsaNzJvDyH3dYf_0Z4wSO2Lj22yjPYTd2ncDJL-7cXS-l4jiKWrD1r6VvihdKXIPt0Fk50yx6pB7__clP4M6Yv8MTMU_hoL8e8BlBk96fpD75A_kI2sU
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1Lb9QwEB6VcoBeeLSI5dHmADeyzcaPbLihirJAd1WJrrQ3y3bGCAFJ1SQH-PXMOLtdXhKc8rIie8bJfGPPfAPwLA-5ti5zqXS6TKXwNnUKQ1qg9GUoHVlETk6eL_RsKd-t1GoHXlznwiBiDD7DMZ_Gvfyq8T0vlR2z56S5avVNsvtSDdla2yzISWRHpTnLhKXZitO4GD8LciqmG3pNqY4J4ROGGdNhymGIN6z_ui6twoGRtiXZhKGoxR__52h0Tu_AfNPdIdbk87jv3Nh__43J8X_HcxcOtul9yfm14boHO1jfh72fmAn34c2H5WL-6vxlYpOuab4kBG0T23dNJHilW7GywrekjVV0SLWJravkY6SwjpfcftGctAewPH19cTJL1zUXUpsL2aUKy0CgUISicCqzVa68R4J1OYtRKysdShtcYUWGeqol-UPeZki4wEolci8ewG7d1PgQEoGlcqHSTHEms6qcCils0HnhfTZBrUZwRKI37Ey0ZsiPVmZQjhmUM4Ln_2hh3NUnDCPYZ-Gay4Ggw6zlOoLDX9S5fV4IyZ4U9WCjX0NfFW-V2BqbvjViopj2SD76-5uP4NbsYn5mzt4u3j-G20M0Dy_LPIHd7qrHpwRUOncY5-cPnTneEg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=Proceedings+-+ACM+IEEE+Design+Automation+Conference&rft.atitle=SUNMAP%3A+a+tool+for+automatic+topology+selection+and+generation+for+NoCs&rft.au=Murali%2C+S.&rft.au=De+Micheli%2C+G.&rft.date=2004-01-01&rft.pub=IEEE&rft.isbn=1511838288&rft.issn=0738-100X&rft.spage=914&rft.epage=919&rft_id=info:doi/10.1145%2F996566.996809&rft.externalDocID=1322614
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0738-100X&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0738-100X&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0738-100X&client=summon