Resource mapping and scheduling for heterogeneous network processor systems
Task to resource mapping problems are encountered during (i) hardware-software co-design and (ii) performance optimization of Network Processor systems. The goal of the first problem is to find the task to resource mapping that minimizes the design cost subject to all design constraints. The goal of...
Saved in:
Published in | ANCS 2005 : proceedings of the 2005 ACM Symposium on Architectures for Networking and Communications Systems, October 26-28, 2005, Princeton, New Jersey, USA pp. 19 - 28 |
---|---|
Main Authors | , , , , , |
Format | Conference Proceeding |
Language | English |
Published |
New York, NY, USA
ACM
26.10.2005
IEEE |
Series | ACM Conferences |
Subjects | |
Online Access | Get full text |
ISBN | 9781595930828 1595930825 |
DOI | 10.1145/1095890.1095895 |
Cover
Abstract | Task to resource mapping problems are encountered during (i) hardware-software co-design and (ii) performance optimization of Network Processor systems. The goal of the first problem is to find the task to resource mapping that minimizes the design cost subject to all design constraints. The goal of the second problem is to find the mapping that maximizes the performance, subject to all architectural constraints. To meet the design goals in performance, it may be necessary to allow multiple packets to be inside the system at any given instance of time and this may give rise to the resource contention between packets. In this paper, a Randomized Rounding (RR) based solution is presented for the task to resource mapping and scheduling problem. We also proposed two techniques to detect and eliminate the resource contention. We evaluate the efficacy of our RR approach through extensive simulation. The simulation results demonstrate that this approach produces near optimal solutions in almost all instances of the problem in a fraction of time needed to find the optimal solution. The quality of the solution produced by this approach is also better than often used list scheduling algorithm for task to resource mapping problem. Finally, we demonstrate with a case study, the results of a Network Processor design and scheduling problem using our techniques. |
---|---|
AbstractList | Task to resource mapping problems are encountered during (i) hardware-software co-design and (ii) performance optimization of Network Processor systems. The goal of the first problem is to find the task to resource mapping that minimizes the design cost subject to all design constraints. The goal of the second problem is to find the mapping that maximizes the performance, subject to all architectural constraints. To meet the design goals in performance, it may be necessary to allow multiple packets to be inside the system at any given instance of time and this may give rise to the resource contention between packets. In this paper, a Randomized Rounding (RR) based solution is presented for the task to resource mapping and scheduling problem. We also proposed two techniques to detect and eliminate the resource contention. We evaluate the efficacy of our RR approach through extensive simulation. The simulation results demonstrate that this approach produces near optimal solutions in almost all instances of the problem in a fraction of time needed to find the optimal solution. The quality of the solution produced by this approach is also better than often used list scheduling algorithm for task to resource mapping problem. Finally, we demonstrate with a case study, the results of a Network Processor design and scheduling problem using our techniques. |
Author | Gohad, Tushar Sinha, Devesh Yang, Liang Sen, Arunabha Ghosh, Pavel Richa, Andrea |
Author_xml | – sequence: 1 givenname: Liang surname: Yang fullname: Yang, Liang organization: Arizona State University, Tempe, AZ – sequence: 2 givenname: Tushar surname: Gohad fullname: Gohad, Tushar organization: MontaVista Software, Tempe, AZ – sequence: 3 givenname: Pavel surname: Ghosh fullname: Ghosh, Pavel organization: Arizona State University, Tempe, AZ – sequence: 4 givenname: Devesh surname: Sinha fullname: Sinha, Devesh organization: Arizona State University, Tempe, AZ – sequence: 5 givenname: Arunabha surname: Sen fullname: Sen, Arunabha organization: Arizona State University, Tempe, AZ – sequence: 6 givenname: Andrea surname: Richa fullname: Richa, Andrea organization: Arizona State University, Tempe, AZ |
BookMark | eNqNUMtOwzAQtARIQOmZA5ecEJcWr9dOkyOqeIlKSKh3y3E3bWgSBzsR6t_jPj6A3cNoNLOzq71m561ribFb4FMAqR6B5yrLIzmgOmPjfJaBylWOPBPZJRuH8M1jYY4z4Ffs44uCG7ylpDFdV7XrxLSrJNgNrYZ6T0vnkw315N2aWnJDSFrqf53fJp13lkKIetiFnppwwy5KUwcan3DEli_Py_nbZPH5-j5_WkwMCMSJxFSJAqgo0BTpStlS2hRKC6gIY5tSciJSBS-5kkpyxAxFCSIaJZQ4YvfH2HjAz0Ch100VLNW1OdynEZQAUBiNd0djFeN056vG-J2W6UyJVER1elSNbXTh3DZo4Hr_RX364gmVLnxF-70P_xzAP1E9dIw |
ContentType | Conference Proceeding |
Copyright | 2005 ACM |
Copyright_xml | – notice: 2005 ACM |
DBID | 6IE 6IL CBEJK RIE RIL 7SC 8FD JQ2 L7M L~C L~D |
DOI | 10.1145/1095890.1095895 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present Computer and Information Systems Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional |
DatabaseTitle | Computer and Information Systems Abstracts Technology Research Database Computer and Information Systems Abstracts – Academic Advanced Technologies Database with Aerospace ProQuest Computer Science Collection Computer and Information Systems Abstracts Professional |
DatabaseTitleList | Computer and Information Systems Abstracts |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Computer Science |
EndPage | 28 |
ExternalDocumentID | 4675262 |
Genre | orig-research Conference Paper |
GroupedDBID | 6IE 6IF 6IK 6IL 6IN AAJGR AARBI ACM ADPZR ALMA_UNASSIGNED_HOLDINGS APO BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK GUFHI IERZE OCL RIB RIC RIE RIL AAWTH LHSKQ 7SC 8FD JQ2 L7M L~C L~D |
ID | FETCH-LOGICAL-a1233-43652b1ebb3ab6d5cf4c61fc135e3e3eaf40eee5b0f05454033832f12cf441f3 |
IEDL.DBID | RIE |
ISBN | 9781595930828 1595930825 |
IngestDate | Fri Jul 11 02:52:46 EDT 2025 Wed Aug 27 02:12:33 EDT 2025 Wed Jan 31 06:45:41 EST 2024 |
IsPeerReviewed | false |
IsScholarly | false |
Keywords | codesign randomized rounding HW-SW partitioning network processor |
Language | English |
License | Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from Permissions@acm.org |
LinkModel | DirectLink |
MeetingName | ANCS05: Symposium on Architecture for Networking and Communications Systems 2005 |
MergedId | FETCHMERGED-LOGICAL-a1233-43652b1ebb3ab6d5cf4c61fc135e3e3eaf40eee5b0f05454033832f12cf441f3 |
Notes | SourceType-Conference Papers & Proceedings-1 ObjectType-Conference Paper-1 content type line 25 |
PQID | 31521153 |
PQPubID | 23500 |
PageCount | 10 |
ParticipantIDs | ieee_primary_4675262 acm_books_10_1145_1095890_1095895 acm_books_10_1145_1095890_1095895_brief proquest_miscellaneous_31521153 |
PublicationCentury | 2000 |
PublicationDate | 20051026 2005-Oct. 20051001 |
PublicationDateYYYYMMDD | 2005-10-26 2005-10-01 |
PublicationDate_xml | – month: 10 year: 2005 text: 20051026 day: 26 |
PublicationDecade | 2000 |
PublicationPlace | New York, NY, USA |
PublicationPlace_xml | – name: New York, NY, USA |
PublicationSeriesTitle | ACM Conferences |
PublicationTitle | ANCS 2005 : proceedings of the 2005 ACM Symposium on Architectures for Networking and Communications Systems, October 26-28, 2005, Princeton, New Jersey, USA |
PublicationTitleAbbrev | ANCS |
PublicationYear | 2005 |
Publisher | ACM IEEE |
Publisher_xml | – name: ACM – name: IEEE |
SSID | ssj0000393710 |
Score | 1.3519713 |
Snippet | Task to resource mapping problems are encountered during (i) hardware-software co-design and (ii) performance optimization of Network Processor systems. The... |
SourceID | proquest ieee acm |
SourceType | Aggregation Database Publisher |
StartPage | 19 |
SubjectTerms | codesign Computer science Costs Cryptography Design engineering Hardware -- Hardware validation HW-SW partitioning Network address translation network processor Optimization Permission Processor scheduling randomized rounding Software performance Virtual private networks |
Title | Resource mapping and scheduling for heterogeneous network processor systems |
URI | https://ieeexplore.ieee.org/document/4675262 https://www.proquest.com/docview/31521153 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3NS8MwFH_MnTxN3cT5GUHwYmfTNF13FsdQJh4m7FaSNFER27GtF_963-vHBBWUHtLSFJqX5H0k7_cLwEVsZOB8bj2F_gAGKKHytNPWS5WQejhK41gS3nn6EE2ewru5nLfgaoOFsdaWyWd2QLflXn6am4KWyq5xUsuAFO4WDrMKq7VZT_FLZjefsFuSyHYp9KkpnZrnuKb24aFEZTGS8ahkU8KSLIsy7_UJKz_Ucmlrxh2YNn9ZpZi8DYq1HpiPbwSO_23GDvS-UH3scWOvdqFlsz3oNMc6sHqWd-G-WdJn74rYG56ZylKGUTBaJQKvM_Rz2Qul0eQ4-mxerFhWJZOzRQU7wPcVQ_SqB7Px7exm4tVnLngKbZjwQhHJQHOrtVA6SqVxoYm4M1xIK_BSLvSxQVL7DjsX3T0KcQPHA6wYcif2oZ3lmT0A5oRyZigxXCTaNJMq5XxnKSBzimjL-nCOIk8ollglFTxaJnW31KXsw-WfdRK9fLWuD10SdLKoODqSWsZ9OGu6MsF5Q5shqhRMIshxQXV_-PuHR7DdkLT6_Bja62VhT9D9WOvTctx9AoqM0ro |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3NS8MwFH8MPejJr4nzM4Lgxc60abbuLMp0m3iYsFtI0kRF1orbLv71vtePCSooPaSlKTQvyftI3u8XgLPEysjz0AUa_QEMUGIdGG9ckGohTbeXJokkvPPovtN_jO8mctKAiyUWxjlXJJ-5Nt0We_lpbhe0VHaJk1pGpHBX0e7HskRrLVdUeMHtxgm9JYlul4KfitSpfk4qcp8wlqguejLpFXxKWJJt0XZanbHyQzEX1uZmA0b1f5ZJJq_txdy07cc3Csf_NmQTml-4PvawtFhb0HDZNmzUBzuwap7vwKBe1GdTTfwNT0xnKcM4GO0SwdcZerrsmRJpchx_Ll_MWFamk7O3EniA70uO6FkTxjfX46t-UJ26EGi0YiKIRUdGJnTGCG06qbQ-tp3Q21BIJ_DSPubYIGm459QNnILcyIcRVoxDL3ZhJcsztwfMC-1tV2LASMRpNtXac-8oJPOaiMtacIoiVxRNzFQJkJaq6paqlC04_7OOMu8vzrdghwSt3kqWDlXJuAUndVcqnDm0HaILwShBrgsq_P3fPzyBtf54NFTD2_vBAazXlK08PISV-fvCHaEzMjfHxRj8BMLo1gc |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=ANCS+2005+%3A+proceedings+of+the+2005+ACM+Symposium+on+Architectures+for+Networking+and+Communications+Systems%2C+October+26-28%2C+2005%2C+Princeton%2C+New+Jersey%2C+USA&rft.atitle=Resource+mapping+and+scheduling+for+heterogeneous+network+processor+systems&rft.au=Yang%2C+Liang&rft.au=Gohad%2C+Tushar&rft.au=Ghosh%2C+Pavel&rft.au=Sinha%2C+Devesh&rft.date=2005-10-01&rft.isbn=9781595930828&rft.spage=19&rft.epage=28&rft_id=info:doi/10.1145%2F1095890.1095895&rft.externalDBID=NO_FULL_TEXT |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781595930828/lc.gif&client=summon&freeimage=true |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781595930828/mc.gif&client=summon&freeimage=true |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9781595930828/sc.gif&client=summon&freeimage=true |