Loading…
Loading…
Special session 12B: Panel post-silicon validation & test in huge variance era
Yamaguchi, Takahiro J., Abraham, Jacob A., Roberts, Gordon W., Natarajan, Suriyaprakash, Ciplickas, Dennis
Published in 2013 IEEE 31st VLSI Test Symposium (VTS) (01.04.2013)
Published in 2013 IEEE 31st VLSI Test Symposium (VTS) (01.04.2013)
Get full text
Conference Proceeding
Loading…
Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations
Li, Min, Davoodi, Azadeh, Xie, Lin
Published in Proceedings of the Conference on Design, Automation and Test in Europe (12.03.2012)
Published in Proceedings of the Conference on Design, Automation and Test in Europe (12.03.2012)
Get full text
Conference Proceeding
Loading…
Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations
Min Li, Davoodi, Azadeh, Lin Xie
Published in 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01.03.2012)
Published in 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01.03.2012)
Get full text
Conference Proceeding
Loading…
System-Level Measurement-Based Design Optimization by Space Mapping Technology
Rayas-Sanchez, Jose E., Bandler, John W.
Published in IEEE MTT-S International Microwave Symposium digest (19.06.2022)
Published in IEEE MTT-S International Microwave Symposium digest (19.06.2022)
Get full text
Conference Proceeding
Loading…
On the quality of test vectors for post-silicon characterization
Sauer, M., Czutro, A., Becker, B., Polian, I.
Published in 2012 17th IEEE European Test Symposium (ETS) (01.05.2012)
Published in 2012 17th IEEE European Test Symposium (ETS) (01.05.2012)
Get full text
Conference Proceeding
Loading…
Efficient debugging of memory miscompare failures in post-silicon validation
Year of Publication 10.05.2016
Get full text
Patent
Loading…
EFFICIENT DEBUGGING OF MEMORY MISCOMPARE FAILURES IN POST-SILICON VALIDATION
Year of Publication 27.12.2013
Get full text
Patent
Loading…
Joint design-time and post-silicon optimization for digitally tuned analog circuits
Wei Yao, Yiyu Shi, Lei He, Pamarti, S.
Published in 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers (01.11.2009)
Published in 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers (01.11.2009)
Get full text
Conference Proceeding
Loading…
A generic embedded sequence generator for constrained-random validation with weighted distributions
Xiaobing Shi, Nicolici, Nicola
Published in Proceedings / IEEE International On-Line Testing Symposium (01.07.2017)
Published in Proceedings / IEEE International On-Line Testing Symposium (01.07.2017)
Get full text
Conference Proceeding
Loading…
Loading…
Generating random addresses for verification of distributed computerized devices
Year of Publication 22.01.2013
Get full text
Patent
Loading…
Liveness vs Safety – A Practical Viewpoint
Krishna, B. A., Michelson, Jonathan, Singhal, Vigyan, Jain, Alok
Published in Hardware and Software: Verification and Testing (2012)
Published in Hardware and Software: Verification and Testing (2012)
Get full text
Book Chapter