A Hybrid Sampling Method for In-the-Loop Yield Estimation of Analog ICs in an Optimization Process
Domanski, R.A., da Silva, L.A., de Aguirre, P.C.C., Girardi, A.G.
Published in Revista IEEE América Latina (01.05.2017)
Published in Revista IEEE América Latina (01.05.2017)
Get full text
Journal Article