Search Results - "ZAHIR, Achmed Rumi" :: K.UTB vyhledávací portál | TBU Library Retrieval Portal

PI CONTROLLER FOR CELLULAR BASEBAND MITIGATION

PI CONTROLLER FOR CELLULAR BASEBAND MITIGATION

by Arastoo, Reza, Wen, Hao Ping, Vashi, Prashant H, Li, De Jun, Rajaee, Amir, Balasubramaniam, Vasanthakumar, Chakka, Murali Mohan, Mamania, Priyank, MacKay, Douglas A, Zahir, Achmed Rumi, Li, Mingkun, Aldegheri, Luca, Awatramani, Punit H, Le, Tu, Yeh, Michael V
Year of Publication 17.10.2024

Get full text

Patent

PI CONTROLLER FOR CELLULAR BASEBAND MITIGATION

PI CONTROLLER FOR CELLULAR BASEBAND MITIGATION

by VASHI, Prashant H, YEH, Michael V, CHAKKA, Murali Mohan, LI, Mingkun, ZAHIR, Achmed Rumi, AWATRAMANI, Punit H, BALASUBRAMANIAM, Vasanthakumar, MAMANIA, Priyank, LE, Tu, RAJAEE, Amir, LI, De Jun, MACKAY, Douglas A, ALDEGHERI, Luca, ARASTOO, Reza, WEN, Hao Ping
Year of Publication 16.10.2024

Get full text

Patent

System and method for initiating a reduced power mode for one or more functional blocks of a processor based on various types of mode request

System and method for initiating a reduced power mode for one or more functional blocks of a processor based on various types of mode request

by Singh Hartej, Bibikar Vasudev Vasu, Vaz Irwin, Knolla William, George Varghese, Zahir Achmed Rumi, Klinglesmith Michael, Jahagirdar Sanjeev, Moran Douglas
Year of Publication 27.06.2017

Get full text

Patent

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

by ZAHIR ACHMED RUMI
Year of Publication 16.03.2004

Get full text

Patent

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

by Zahir, Achmed Rumi
Year of Publication 16.03.2004

Get full text

Patent

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

by Zahir, Achmed Rumi
Year of Publication 16.12.2003

Get full text

Patent

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

by ZAHIR ACHMED RUMI
Year of Publication 16.12.2003

Get full text

Patent

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

by ZAHIR ACHMED RUMI
Year of Publication 25.09.2003

Get full text

Patent

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

by ZAHIR ACHMED RUMI
Year of Publication 09.01.2003

Get full text

Patent

Memory-to-memory compare/exchange instructions to support non-blocking synchronization schemes

Memory-to-memory compare/exchange instructions to support non-blocking synchronization schemes

by ZAHIR ACHMED RUMI
Year of Publication 31.12.2002

Get full text

Patent

Memory-to-memory compare/exchange instructions to support non-blocking synchronization schemes

Memory-to-memory compare/exchange instructions to support non-blocking synchronization schemes

by Zahir, Achmed Rumi
Year of Publication 31.12.2002

Get full text

Patent

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

Memory-to-memory copy and compare/exchange instructions to support non-blocking synchronization schemes

by ZAHIR ACHMED RUMI
Year of Publication 20.06.2002

Get full text

Patent

Performance enhancement of address translation using translation tables covering large address spaces

Performance enhancement of address translation using translation tables covering large address spaces

by NEIGER GILBERT, UHLIG RICHARD, YAMADA KOICHI, KING KU-JEI, ZAHIR ACHMED RUMI, MADUKKARUMUKUMANA RAJESH, SCHOINAS IOANNIS
Year of Publication 23.09.2014

Get full text

Patent

PLATFORM AGNOSTIC POWER MANAGEMENT

PLATFORM AGNOSTIC POWER MANAGEMENT

by BIBIKAR VASUDEV VASU, KLINGLESMITH MICHAEL, GEORGE VARGHESE, KNOLLA WILLIAM, SINGH HARTEJ, MORAN DOUGLAS, ZAHIR ACHMED RUMI, JAHAGIRDAR SANJEEV, VAZ IRWIN
Year of Publication 18.09.2014

Get full text

Patent

Optimization of cache evictions through software hints

Optimization of cache evictions through software hints

by BAXTER JEFFREY, ZAHIR ACHMED RUMI
Year of Publication 20.07.2004

Get full text

Patent

Optimization of cache evictions through software hints

Optimization of cache evictions through software hints

by Zahir, Achmed Rumi, Baxter, Jeffrey
Year of Publication 20.07.2004

Get full text

Patent

Data speculation across a procedure call using an advanced load address table

Data speculation across a procedure call using an advanced load address table

by Morris, Dale C, Ross, Jonathan, Zahir, Achmed Rumi
Year of Publication 29.01.2008

Get full text

Patent

Data speculation across a procedure call using an advanced load address table

Data speculation across a procedure call using an advanced load address table

by MORRIS DALE C, ZAHIR ACHMED RUMI, ROSS JONATHAN
Year of Publication 29.01.2008

Get full text

Patent

System and method for synchronizing a register stack engine (RSE) and backing memory image with a processor's execution of instructions during a state saving context switch

System and method for synchronizing a register stack engine (RSE) and backing memory image with a processor's execution of instructions during a state saving context switch

by Zahir, Achmed Rumi, Ross, Jonathan K
Year of Publication 02.04.2002

Get full text

Patent

System and method for synchronizing a register stack engine (RSE) and backing memory image with a processor's execution of instructions during a state saving context switch

System and method for synchronizing a register stack engine (RSE) and backing memory image with a processor's execution of instructions during a state saving context switch

by ROSS JONATHAN K, ZAHIR ACHMED RUMI
Year of Publication 02.04.2002

Get full text

Patent