Showing
1 - 20
results of
44
for search '
"Young, Jay T"
'
Skip to content
Portal K.UTB
Čeština
Login
TBU Catalog
e-resources
E-THESES
All Fields
Title
Author
Subject
Find
Advanced Search
Search Results - "Young, Jay T"
Showing
1 - 20
results of
44
for search '
"Young, Jay T"
'
, query time: 0.77s
Refine Results
Sort
Relevance
Date Descending
Date Ascending
1
Loading…
멀티-칩 집적 회로 디바이스에서 라우팅 리소스들을 선택하는 방법
by
YOUNG JAY T
Year of Publication
28.10.2020
Get full text
Patent
Save to List
Saved in:
2
Loading…
METHOD OF SELECTING ROUTING RESOURCES IN A MULTI-CHIP INTEGRATED CIRCUIT DEVICE
by
YOUNG
,
Jay
,
T
Year of Publication
08.11.2023
Get full text
Patent
Save to List
Saved in:
3
Loading…
METHOD OF SELECTING ROUTING RESOURCES IN A MULTI-CHIP INTEGRATED CIRCUIT DEVICE
by
YOUNG
,
Jay
,
T
Year of Publication
04.11.2020
Get full text
Patent
Save to List
Saved in:
4
Loading…
Method of selecting routing resources in a multi-chip integrated circuit device
by
Young
,
Jay T
Year of Publication
05.11.2019
Get full text
Patent
Save to List
Saved in:
5
Loading…
METHOD OF SELECTING ROUTING RESOURCES IN A MULTI-CHIP INTEGRATED CIRCUIT DEVICE
by
Young
,
Jay T
Year of Publication
22.08.2019
Get full text
Patent
Save to List
Saved in:
6
Loading…
U-TURN CIRCUITRY TO CONVERT INTER-LAYER CONNECTIONS OF AN INTEGRATED CIRCUIT DEVICE TO INTRA-LAYER CONNECTIONS
by
AGARWAL, Sundeep Ram Gopal
,
GAIDE, Brian C
,
MOORE, Davis Boyd
,
YOUNG
,
Jay T
Year of Publication
13.06.2024
Get full text
Patent
Save to List
Saved in:
7
Loading…
METHOD OF SELECTING ROUTING RESOURCES IN A MULTI-CHIP INTEGRATED CIRCUIT DEVICE
by
YOUNG JAY T
Year of Publication
02.10.2020
Get full text
Patent
Save to List
Saved in:
8
Loading…
Configurable logic block (CLB) internal routing architecture for enhanced local routing and clocking improvements
by
Dellinger, Eric F
,
Ravishankar, Chirag
,
Gaide, Brian C
,
Young
,
Jay T
,
Young, Steven P
,
Moore, Davis
Year of Publication
14.07.2020
Get full text
Patent
Save to List
Saved in:
9
Loading…
Method and apparatus for generating an area constraint for a module in a programmable logic device
by
Young
,
Jay T
Year of Publication
02.03.2010
Get full text
Patent
Save to List
Saved in:
10
Loading…
Method and apparatus for generating an area constraint for a module in a programmable logic device
by
YOUNG JAY T
Year of Publication
02.03.2010
Get full text
Patent
Save to List
Saved in:
11
Loading…
Design methodology to support relocatable bit streams for dynamic partial reconfiguration of FPGAs to reduce bit stream memory requirements
by
Young
,
Jay T
Year of Publication
24.03.2009
Get full text
Patent
Save to List
Saved in:
12
Loading…
Design methodology to support relocatable bit streams for dynamic partial reconfiguration of FPGAs to reduce bit stream memory requirements
by
YOUNG JAY T
Year of Publication
24.03.2009
Get full text
Patent
Save to List
Saved in:
13
Loading…
Methods of prioritizing routing resources to generate and evaluate test designs in programmable logic devices
by
MCEWEN IAN L
,
YOUNG JAY T
Year of Publication
09.04.2013
Get full text
Patent
Save to List
Saved in:
14
Loading…
Generating a module interface for partial reconfiguration design flows
by
Young
,
Jay T
,
Leavesley, III, W. Story
Year of Publication
11.12.2012
Get full text
Patent
Save to List
Saved in:
15
Loading…
Generating a module interface for partial reconfiguration design flows
by
LEAVESLEY, III W. STORY
,
YOUNG JAY T
Year of Publication
11.12.2012
Get full text
Patent
Save to List
Saved in:
16
Loading…
Configurable logic block (CLB) internal routing architecture for enhanced local routing and clocking improvements
by
YOUNG STEVEN P
,
RAVISHANKAR CHIRAG
,
MOORE DAVIS
,
DELLINGER ERIC F
,
YOUNG JAY T
,
GAIDE BRIAN C
Year of Publication
19.01.2021
Get full text
Patent
Save to List
Saved in:
17
Loading…
Generating a module interface for partial reconfiguration design flows
by
LEAVESLEY, III W. STORY
,
YOUNG JAY T
Year of Publication
10.05.2011
Get full text
Patent
Save to List
Saved in:
18
Loading…
Generating a module interface for partial reconfiguration design flows
by
Young
,
Jay T
,
Leavesley, III, W. Story
Year of Publication
10.05.2011
Get full text
Patent
Save to List
Saved in:
19
Loading…
Method and apparatus for providing secure intellectual property cores for a programmable logic device
by
MASON JEFFREY M
,
YOUNG JAY T
Year of Publication
15.02.2011
Get full text
Patent
Save to List
Saved in:
20
Loading…
Method and apparatus for providing secure intellectual property cores for a programmable logic device
by
Young
,
Jay T
,
Mason, Jeffrey M
Year of Publication
15.02.2011
Get full text
Patent
Save to List
Saved in:
1
2
3
Next
[3]
RSS Feed
Email Search
Save Search
Search History
Back
Refine Results
Page will reload when a filter is selected or excluded.
Limit to articles from scholarly journals
Limit to articles with full text available
Limit to Open Access content
Exclude newspaper articles
Include articles at other libraries
Expand results using synonyms
Format
Patent
44 results
44
Subject Area
chemistry
30 results
30
medicine
30 results
30
sciences
30 results
30
physics
26 results
26
Topic
physics
26 results
26
calculating
25 results
25
computing
25 results
25
counting
25 results
25
electric digital data processing
25 results
25
electricity
8 results
8
See more
Language
English
43 results
43
French
4 results
4
Korean
4 results
4
Chinese
2 results
2
German
2 results
2
Year of Publication
From:
To:
Database
esp@cenet
30 results
30
USPTO Issued Patents
14 results
14
