Test Methodology Development for Investigating CeRAM at Elevated Temperatures
Gruszecki, A. A., Prasad, R., Suryavanshi, S. V., Yeric, G., Young, C. D.
Published in 2023 35th International Conference on Microelectronic Test Structure (ICMTS) (27.03.2023)
Published in 2023 35th International Conference on Microelectronic Test Structure (ICMTS) (27.03.2023)
Get full text
Conference Proceeding
Investigation of X-ray Irradiation Impact on CeRAM
Gruszecki, A. A., Fernandez-Izquierdo, L., Suryavanshi, S. V., Yeric, G., Quevedo-Lopez, M., Young, C. D.
Published in 2023 IEEE International Integrated Reliability Workshop (IIRW) (08.10.2023)
Published in 2023 IEEE International Integrated Reliability Workshop (IIRW) (08.10.2023)
Get full text
Conference Proceeding
A 65-nm Random and Systematic Yield Ramp Infrastructure Utilizing a Specialized Addressable Array With Integrated Analysis Software
Karthikeyan, M., Fox, S., Cote, W., Yeric, G., Hall, M., Garcia, J., Mitchell, B., Wolf, E., Agarwal, S.
Published in IEEE transactions on semiconductor manufacturing (01.05.2008)
Published in IEEE transactions on semiconductor manufacturing (01.05.2008)
Get full text
Journal Article
Exploring sub-20nm FinFET design with predictive technology models
Sinha, Saurabh, Yeric, Greg, Chandra, Vikas, Cline, Brian, Cao, Yu
Published in DAC Design Automation Conference 2012 (03.06.2012)
Published in DAC Design Automation Conference 2012 (03.06.2012)
Get full text
Conference Proceeding
Circuit design perspectives for Ge FinFET at 10nm and beyond
Sinha, S., Shifren, L., Chandra, V., Cline, B., Yeric, G., Aitken, R., Cheng, B., Brown, A.R., Riddet, C., Alexandar, C., Millar, C., Asenov, A.
Published in Sixteenth International Symposium on Quality Electronic Design (01.03.2015)
Published in Sixteenth International Symposium on Quality Electronic Design (01.03.2015)
Get full text
Conference Proceeding
Degradation of insulators in Silicon Selective Epitaxial Growth (SEG) ambient
Bashir, R., Kim, S., Qadri, N., Jin, D., Neudeck, G.W., Denton, J.P., Yeric, G., Wu, K., Tasch, A.
Published in IEEE electron device letters (01.09.1995)
Published in IEEE electron device letters (01.09.1995)
Get full text
Journal Article
The discrepancy between the uniform and variability aware atomistic TCAD simulations of decananometer bulk MOSFETs and FinFETs
Adamu-Lema, F., Amoroso, S. M., Wang, X., Cheng, B., Shifren, L., Aitken, R., Sinha, S., Yeric, G., Asenov, A.
Published in 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) (01.09.2014)
Published in 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) (01.09.2014)
Get full text
Conference Proceeding
Infrastructure for successful BEOL yield ramp, transfer to manufacturing, and DFM characterization at 65 nm and below
Yeric, G., Cohen, E., Garcia, J., Davis, K., Salem, E., Green, G.
Published in IEEE design & test of computers (01.05.2005)
Published in IEEE design & test of computers (01.05.2005)
Get full text
Journal Article
Infrastructure for successful BEOL characterization and yield ramp at the 65 nm node and below
DeBord, J.R.D., Grice, T., Garcia, R., Yeric, G., Cohen, E., Sutandi, A., Garcia, J., Green, G.
Published in Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005 (2005)
Published in Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005 (2005)
Get full text
Conference Proceeding
Development and Use of Small Addressable Arrays for Process Window Monitoring in 65nm Manufacturing
Karthikeyan, M., Gasasira, A., Fox, S., Yeric, G., Hall, M.
Published in 2007 IEEE International Conference on Microelectronic Test Structures (01.03.2007)
Published in 2007 IEEE International Conference on Microelectronic Test Structures (01.03.2007)
Get full text
Conference Proceeding
A 65nm random and systematic yield ramp infrastructure utilizing a specialized addressable array with integrated analysis software
Karthikeyan, M., Fox, S., Cote, W., Yeric, G., Hall, M., Garcia, J., Mitchell, B., Wolf, E., Agarwal, S.
Published in 2006 IEEE International Conference on Microelectronic Test Structures (2006)
Published in 2006 IEEE International Conference on Microelectronic Test Structures (2006)
Get full text
Conference Proceeding