An area-efficient BCH codec with echelon scheduling for NAND flash applications
Chi-Heng Yang, Yi-Hsun Chen, Hsie-Chia Chang
Published in 2013 IEEE International Conference on Communications (ICC) (01.06.2013)
Published in 2013 IEEE International Conference on Communications (ICC) (01.06.2013)
Get full text
Conference Proceeding
A fully parallel BCH codec with double error correcting capability for NOR flash applications
Chia-Ching Chu, Yi-Min Lin, Chi-Heng Yang, Hsie-Chia Chang
Published in 2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) (01.03.2012)
Published in 2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) (01.03.2012)
Get full text
Conference Proceeding
3X endurance enhancement by advanced signal processor for 3D NAND flash memory
Wei Lin, Yu-Cheng Hsu, Tsai-Hao Kuo, Yu-Siang Yang, Szu-Wei Chen, Chun-Wei Tsao, An-Chang Liu, Lih-Yuarn Ou, Tien-Ching Wang, Shao-Wei Yen, Yu-Hsiang Lin, Kuo-Hsin Lai, Chi-Heng Yang, Li-Chun Liang, Pei-Jung Hsu
Published in 2017 IEEE Information Theory Workshop (ITW) (01.11.2017)
Published in 2017 IEEE Information Theory Workshop (ITW) (01.11.2017)
Get full text
Conference Proceeding
Rapid Synthesis of a BODIPY Derivative Serving as a Highly Selective and Sensitive Fluorescence Chemosensor for Hg2+ Ion Detection
Xu, Shun-Qiang, Yang, Ting-Yu, Huang, Po-Tan, Yang, Chi-Heng, Khantamat, Orawan, Chan, Leong-Perng, Li, Chien-Hung
Published in New journal of chemistry (2024)
Published in New journal of chemistry (2024)
Get full text
Journal Article
A fully-parallel step-by-step BCH decoder over composite field for NOR flash memories
Yi-Hsun Chen, Chi-Heng Yang, Hsie-Chia Chang
Published in Proceedings of Technical Program of 2012 VLSI Design, Automation and Test (01.04.2012)
Published in Proceedings of Technical Program of 2012 VLSI Design, Automation and Test (01.04.2012)
Get full text
Conference Proceeding
An efficient BCH decoder with 124-bit correctability for multi-channel SSD applications
Hung-Yuan Tsai, Chi-Heng Yang, Hsie-Chia Chang
Published in 2012 IEEE Asian Solid State Circuits Conference (A-SSCC) (01.12.2012)
Published in 2012 IEEE Asian Solid State Circuits Conference (A-SSCC) (01.12.2012)
Get full text
Conference Proceeding
A 30K 2.5Gb/s decision-eased soft RS (224, 216) decoder for wireless systems
Yi-Min Lin, Yu-Chun Huang, Chi-Heng Yang, Hsie-Chia Chang
Published in 2011 International Symposium on Integrated Circuits (01.12.2011)
Published in 2011 International Symposium on Integrated Circuits (01.12.2011)
Get full text
Conference Proceeding
DATA PROGRAMMING METHOD, MEMORY STORAGE DEVICE AND MEMORY CONTROLLING CIRCUIT UNIT
LIN, WEI, HSU, YU CHENG, WANG, TIEN CHING, YANG, CHI HENG, LAI, KUO HSIN
Year of Publication 21.09.2016
Get full text
Year of Publication 21.09.2016
Patent