Core off sleep mode with low exit latency
Kulshrestha, Narayan, V, Ramachandiran, Idgunji, Sachin, Dewey, Thomas E, Yue, Lordson
Year of Publication 25.06.2024
Get full text
Year of Publication 25.06.2024
Patent
Clock gating coupled memory retention circuit
V, Ramachandiran, Srinivasaiah, Archana, Idgunji, Sachin, Chandratre, Abhijeet, Sundararajan, Anand Shanmugam, Yue, Lordson
Year of Publication 11.05.2021
Get full text
Year of Publication 11.05.2021
Patent
CORE OFF SLEEP MODE WITH LOW EXIT LATENCY
V, Ramachandiran, IDGUNJI, Sachin, YUE, Lordson, KULSHRESTHA, Narayan, DEWEY, Thomas E
Year of Publication 30.05.2019
Get full text
Year of Publication 30.05.2019
Patent
CORE OFF SLEEP MODE WITH LOW EXIT LATENCY
V, Ramachandiran, IDGUNJI, Sachin, YUE, Lordson, KULSHRESTHA, Narayan, DEWEY, Thomas E
Year of Publication 30.05.2019
Get full text
Year of Publication 30.05.2019
Patent
CLOCK GATING COUPLED MEMORY RETENTION CIRCUIT
V, Ramachandiran, IDGUNJI, Sachin, SUNDARARAJAN, Anand Shanmugam, YUE, Lordson, SRINIVASAIAH, Archana, CHANDRATRE, Abhijeet
Year of Publication 04.10.2018
Get full text
Year of Publication 04.10.2018
Patent