STRUCTURE AND METHOD FOR METAL REPLACEMENT GATE OF HIGH PERFORMANCE DEVICE
KU, VICTOR, STEEGEN, AN, L, LI, YING, CABRAL CYRIL, JR, WONG, KWONG, HON, JAMISON, PAUL, NARAYANAN, VIJAY
Year of Publication 03.11.2005
Get full text
Year of Publication 03.11.2005
Patent
Low Cu percentages for reducing shorts in AlCu lines
Iggulden, Roy C, Shafer, Padraic, Wong, Kwong Hon (Keith), Iwatake, Michael M, Strane, Jay W, Goebel, Thomas, Miura, Donna D, Dziobkowski, Chet, Robl, Werner, Hughes, Brian
Year of Publication 01.11.2005
Get full text
Year of Publication 01.11.2005
Patent
Low Cu percentages for reducing shorts in AlCu lines
GOEBEL THOMAS, ROBL WERNER, IGGULDEN ROY C, HUGHES BRIAN, STRANE JAY W, DZIOBKOWSKI CHET, IWATAKE MICHAEL M, MIURA DONNA D, WONG KWONG HON (KEITH), SHAFER PADRAIC
Year of Publication 01.11.2005
Get full text
Year of Publication 01.11.2005
Patent
Replacement gate MOSFET with a high performance gate electrode
GUO DECHAO, WONG KEITH KWONG HON, WANG YANFENG, PEI CHENGWEN, YUAN JUN, WANG GAN, YU JIAN, KNARR RANDOLPH F, LI ZHENGWEN
Year of Publication 10.05.2016
Get full text
Year of Publication 10.05.2016
Patent
Method of forming a planar polymer transistor using substrate bonding techniques
HSU LOUIS L, WANG LI-KONG, BREEN TRICIA L, CLEVENGER LAWRENCE A, WONG KWONG HON
Year of Publication 16.09.2003
Get full text
Year of Publication 16.09.2003
Patent
Semiconductor gate with semi-insulating diffusion barrier
JAMMY, RAJARO, GLUSCHENKOV, OLEG, FALTERMEIER, JONATHAN, MANDELMAN, JACK A, CLEVENGER, LAWRENCE ALFRED, MCSTAY, IRENE LENNOX, WONG, KWONG HON
Year of Publication 10.09.2003
Get full text
Year of Publication 10.09.2003
Patent
THIN FILM TRANSISTOR DEVICE, AND THEIR FORMING METHOD
LEWIS L SUU, WANG LI-KONG, TORISHIA L BREEN, CLEVENGER LAWRENCE A, WONG KWONG HON
Year of Publication 15.08.2003
Get full text
Year of Publication 15.08.2003
Patent
Method of forming low resistance and reliable via in inter-level dielectric interconnect
Cabral, Jr, Cyril, Clevenger, Lawrence A, Dalton, Timothy J, DeHaven, Patrick W, Dziobkowski, Chester T, Fang, Sunfei, Spooner, Terry A, Tai, Tsong-Lin L, Wong, Kwong Hon, Yang, Chin-Chao
Year of Publication 29.05.2007
Get full text
Year of Publication 29.05.2007
Patent
Method of forming low resistance and reliable via in inter-level dielectric interconnect
DZIOBKOWSKI CHESTER T, SPOONER TERRY A, YANG CHINAO, TAI TSONG-LIN L, CLEVENGER LAWRENCE A, WONG KWONG HON, FANG SUNFEI, CABRAL, JR. CYRIL, DEHAVEN PATRICK W, DALTON TIMOTHY J
Year of Publication 29.05.2007
Get full text
Year of Publication 29.05.2007
Patent
SYSTEM LEVEL BATTERY INTEGRATION SYSTEM
RADENS, J., CARL, WANG, LI-KONG, WONG, KWONG, HON, CLEVENGER, A., LAWRENCE, HSU, L., LOUIS
Year of Publication 24.07.2003
Get full text
Year of Publication 24.07.2003
Patent
PARTIAL SACRIFICIAL DUMMY GATE WITH CMOS DEVICE WITH HIGH-K METAL GATE
GUO DECHAO, HAENSCH WILFRIED E, JAEGER DANIEL J, WONG KEITH KWONG HON, HAN SHU-JEN, LU YU
Year of Publication 07.04.2016
Get full text
Year of Publication 07.04.2016
Patent