Merging level cache and data cache units having indicator bits related to speculative execution
Lopez, Pedro, Codina, Enric Gibert, Madriles, Carlos, Latorre, Fernando, Martinez, Raul, Codina, Josep M, Vincente, Alejandro Martinez, Gonzalez, Antonio
Year of Publication 14.04.2020
Get full text
Year of Publication 14.04.2020
Patent
Systems, Methods, and Apparatuses to Decompose a Sequential Program Into Multiple Threads, Execute Said Threads, and Reconstruct the Sequential Execution
LATORRE FERNANDO, GONZALEZ ANTONIO, LOPEZ PEDRO, MADRILES CARLOS, CODINA JOSEP M, VINCENTE ALEJANDRO MARTINEZ, MARTINEZ RAUL, CODINA ENRIC GIBERT
Year of Publication 09.06.2016
Get full text
Year of Publication 09.06.2016
Patent
Systems, methods, and apparatuses to decompose a sequential program into multiple threads, execute said threads, and reconstruct the sequential execution
LATORRE FERNANDO, GONZALEZ ANTONIO, LOPEZ PEDRO, MADRILES CARLOS, CODINA JOSEP M, VINCENTE ALEJANDRO MARTINEZ, MARTINEZ RAUL, CODINA ENRIC GIBERT
Year of Publication 09.12.2014
Get full text
Year of Publication 09.12.2014
Patent
SYSTEMS, METHODS, AND APPARATUSES TO DECOMPOSE A SEQUENTIAL PROGRAM INTO MULTIPLE THREADS, EXECUTE SAID THREADS, AND RECONSTRUCT THE SEQUENTIAL EXECUTION
LATORRE FERNANDO, GONZALEZ ANTONIO, LOPEZ PEDRO, MADRILES CARLOS, CODINA JOSEP M, VINCENTE ALEJANDRO MARTINEZ, MARTINEZ RAUL, CODINA ENRIC GIBERT
Year of Publication 21.10.2010
Get full text
Year of Publication 21.10.2010
Patent