POWER MANAGEMENT CIRCUITRY
BIBIKAR, Vasudev, LEUNG, Patrick Kam-Shing, LOVE, Trevor, GUNTHER, Stephen, H, LEHWALDER, Philip R, AGARWAL, Preeti
Year of Publication 10.04.2024
Get full text
Year of Publication 10.04.2024
Patent
Apparatus and method to debug a voltage regulator
Menon, Sankaran M, Balasingam, Naveendran, Koh, Sunghyun, Bibikar, Vasudev, Sahajananda, P. Reddy
Year of Publication 27.06.2023
Get full text
Year of Publication 27.06.2023
Patent
POWER MANAGEMENT CIRCUITRY
LEUNG, PATRICK KAM-SHING, AGARWAL, PREETI, LEHWALDER, PHILIP R, BIBIKAR, VASUDEV, GUNTHER, STEPHEN H, LOVE, TREVOR
Year of Publication 06.04.2023
Get full text
Year of Publication 06.04.2023
Patent
POWER MANAGEMENT CIRCUITRY
BIBIKAR, Vasudev, LEUNG, Patrick Kam-Shing, LOVE, Trevor, GUNTHER, Stephen, H, LEHWALDER, Philip R, AGARWAL, Preeti
Year of Publication 08.02.2023
Get full text
Year of Publication 08.02.2023
Patent
POWER MANAGEMENT CIRCUITRY
BIBIKAR, Vasudev, LEUNG, Patrick Kam-Shing, LOVE, Trevor, LEHWALDER, Philip R, AGARWAL, Preeti, GUNTHER, Steve H
Year of Publication 30.09.2021
Get full text
Year of Publication 30.09.2021
Patent
APPARATUS AND METHOD TO DEBUG A VOLTAGE REGULATOR
Menon, Sankaran M, Balasingam, Naveendran, Koh, Sunghyun, Bibikar, Vasudev, Sahajananda, P. Reddy
Year of Publication 29.07.2021
Get full text
Year of Publication 29.07.2021
Patent
Apparatus and method to debug a voltage regulator
Menon, Sankaran M, Balasingam, Naveendran, Koh, Sunghyun, Bibikar, Vasudev, Sahajananda, P. Reddy
Year of Publication 04.05.2021
Get full text
Year of Publication 04.05.2021
Patent
Mechanism to enter or exit retention level voltage while a system-on-a-chip is in low power mode
Crews, Darren S, Lu, Chin Seng, Bibikar, Vasudev, Ramachandran, Aswin, Rajesh, Moorthy
Year of Publication 25.08.2020
Get full text
Year of Publication 25.08.2020
Patent
MECHANISM TO ENTER OR EXIT RETENTION LEVEL VOLTAGE WHILE A SYSTEM-ON-A-CHIP IS IN LOW POWER MODE
LU, Chin Seng, BIBIKAR, Vasudev, RAJESH, Moorthy, CREWS, Darren, RAMACHANDRAN, Aswin
Year of Publication 04.04.2019
Get full text
Year of Publication 04.04.2019
Patent
MECHANISM TO ENTER OR EXIT RETENTION LEVEL VOLTAGE WHILE A SYSTEM-ON-A-CHIP IS IN LOW POWER MODE
Crews, Darren S, Lu, Chin Seng, Bibikar, Vasudev, Ramachandran, Aswin, Rajesh, Moorthy
Year of Publication 04.04.2019
Get full text
Year of Publication 04.04.2019
Patent
APPARATUS AND METHOD TO DEBUG A VOLTAGE REGULATOR
MENON, SANKARAN M, P, SAHAJANANDA REDDY, BALASINGAM, NAVEENDRAN, BIBIKAR, VASUDEV, KOH, SUNGHYUN
Year of Publication 10.05.2018
Get full text
Year of Publication 10.05.2018
Patent