An 800 MS/s Dual-Residue Pipeline ADC in 40 nm CMOS
Vecchi, D., Mulder, J., van der Goes, F. M. L., Westra, J. R., Ayranci, E., Ward, C. M., Jiansong Wan, Bult, K.
Published in IEEE journal of solid-state circuits (01.12.2011)
Published in IEEE journal of solid-state circuits (01.12.2011)
Get full text
Journal Article
Conference Proceeding
A 12 bit 2.9 GS/s DAC With IM3 ≪ -60 dBc Beyond 1 GHz in 65 nm CMOS
Chi-Hung Lin, van der Goes, F.M.I., Westra, J.R., Mulder, J., Yu Lin, Arslan, E., Ayranci, E., Xiaodong Liu, Bult, K.
Published in IEEE journal of solid-state circuits (01.12.2009)
Published in IEEE journal of solid-state circuits (01.12.2009)
Get full text
Journal Article
A 13-mW 64-dB SNDR 280-MS/s Pipelined ADC Using Linearized Integrating Amplifiers
Sehgal, Rohan, Van Der Goes, Frank, Bult, Klaas
Published in IEEE journal of solid-state circuits (01.07.2018)
Published in IEEE journal of solid-state circuits (01.07.2018)
Get full text
Journal Article
A 12 b 53 mW 195 MS/s Pipeline ADC with 82 dB SFDR Using Split-ADC Calibration
Sehgal, Rohan, van der Goes, Frank, Bult, Klaas
Published in IEEE journal of solid-state circuits (01.07.2015)
Published in IEEE journal of solid-state circuits (01.07.2015)
Get full text
Journal Article
A 66-dB SNDR Pipelined Split-ADC in 40-nm CMOS Using a Class-AB Residue Amplifier
Akter, Md Shakil, Sehgal, Rohan, van der Goes, Frank, Makinwa, Kofi A. A., Bult, Klaas
Published in IEEE journal of solid-state circuits (01.10.2018)
Published in IEEE journal of solid-state circuits (01.10.2018)
Get full text
Journal Article
A 1.5 mW 68 dB SNDR 80 Ms/s 2 \times Interleaved Pipelined SAR ADC in 28 nm CMOS
van der Goes, Frank, Ward, Christopher M., Astgimath, Santosh, Han Yan, Riley, Jeff, Zeng Zeng, Mulder, Jan, Sijia Wang, Bult, Klaas
Published in IEEE journal of solid-state circuits (01.12.2014)
Published in IEEE journal of solid-state circuits (01.12.2014)
Get full text
Journal Article
A 66 dB SNDR pipelined split-ADC using class-AB residue amplifier with analog gain correction
Akter, Md Shakil, Sehgal, Rohan, van der Goes, Frank, Bult, Klaas
Published in ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC) (01.09.2015)
Published in ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC) (01.09.2015)
Get full text
Conference Proceeding
Journal Article
A 375 mW Multimode DAC-Based Transmitter With 2.2 GHz Signal Bandwidth and In-Band IM3 $ {58 dBc in 40 nm CMOS
Spiridon, S., van der Tang, J., Han Yan, Hua-Feng Chen, Guermandi, D., Xiaodong Liu, Arslan, E., van der Goes, F., Bult, K.
Published in IEEE journal of solid-state circuits (01.07.2013)
Published in IEEE journal of solid-state circuits (01.07.2013)
Get full text
Journal Article
Conference Proceeding
A 12b 53 mW 195 MS/s pipeline ADC with 82dB SFDR using split-ADC calibration
Sehgal, Rohan, van der Goes, Frank, Bult, Klaas
Published in ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) (01.09.2014)
Published in ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC) (01.09.2014)
Get full text
Conference Proceeding
11.4 A 1.5mW 68dB SNDR 80MS/s 2× interleaved SAR-assisted pipelined ADC in 28nm CMOS
van der Goes, Frank, Ward, Chris, Astgimath, Santosh, Yan, Han, Riley, Jeff, Mulder, Jan, Wang, Sijia, Bult, Klaas
Published in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (01.02.2014)
Published in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (01.02.2014)
Get full text
Conference Proceeding
Design considerations for low-power analog front ends in full-duplex 10GBASE-T transceivers
Westra, Jan R., Mulder, Jan, Yi Ke, Vecchi, Davide, Xiaodong Liu, Arslan, Erol, Jiansong Wan, Qiongna Zhang, Wang, Sijia, van der Goes, Frank, Bult, Klaas
Published in Proceedings of the IEEE 2014 Custom Integrated Circuits Conference (01.09.2014)
Published in Proceedings of the IEEE 2014 Custom Integrated Circuits Conference (01.09.2014)
Get full text
Conference Proceeding
8.5 A sub-1.75W full-duplex 10GBASE-T transceiver in 40nm CMOS
Westra, Jan R., Mulder, Jan, Yi Ke, Vecchi, Davide, Xiaodong Liu, Arslan, Erol, Jiansong Wan, Qiongna Zhang, Sijia Wang, van der Goes, Frank M. L., Bult, Klaas
Published in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (01.02.2014)
Published in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (01.02.2014)
Get full text
Conference Proceeding