Structure having a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology
CHANG KUAN-LUN, LIU RUEY-HSIN, TSAI JUN-LIN, LIOU TSYR-SHYANG, CHIANG CHIH-MIN
Year of Publication 13.05.2008
Get full text
Year of Publication 13.05.2008
Patent
Structure having a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology
Chang, Kuan-Lun, Liu, Ruey-Hsin, Liou, Tsyr-Shyang, Chiang, Chih-Min, Tsai, Jun-Lin
Year of Publication 13.05.2008
Get full text
Year of Publication 13.05.2008
Patent
Method of forming a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology
Chang, Kuan-Lun, Liu, Ruey-Hsin, Liou, Tsyr-Shyang, Chiang, Chih-Min, Tsai, Jun-Lin
Year of Publication 31.07.2007
Get full text
Year of Publication 31.07.2007
Patent
Method of forming a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology
CHANG KUAN-LUN, LIU RUEY-HSIN, TSAI JUN-LIN, LIOU TSYR-SHYANG, CHIANG CHIH-MIN
Year of Publication 31.07.2007
Get full text
Year of Publication 31.07.2007
Patent
Method of forming a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology
CHANG KUAN-LUN, LIU RUEY-HSIN, TSAI JUN-LIN, LIOU TSYR-SHYANG, CHIANG CHIH-MIN
Year of Publication 23.03.2006
Get full text
Year of Publication 23.03.2006
Patent
Structure having a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology
CHANG KUAN-LUN, LIU RUEY-HSIN, TSAI JUN-LIN, LIOU TSYR-SHYANG, CHIANG CHIH-MIN
Year of Publication 23.03.2006
Get full text
Year of Publication 23.03.2006
Patent
Method of forming a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology
Chang, Kuan-Lun, Liu, Ruey-Hsin, Liou, Tsyr-Shyang, Chiang, Chih-Min, Tsai, Jun-Lin
Year of Publication 21.03.2006
Get full text
Year of Publication 21.03.2006
Patent
Method of forming a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology
CHANG KUAN-LUN, LIU RUEY-HSIN, TSAI JUN-LIN, LIOU TSYR-SHYANG, CHIANG CHIH-MIN
Year of Publication 21.03.2006
Get full text
Year of Publication 21.03.2006
Patent
Method of forming a shallow trench-deep trench isolation region for a BiCMOS/CMOS technology
CHANG KUAN-LUN, LIU RUEY-HSIN, TSAI JUN-LIN, LIOU TSYR-SHYANG, CHIANG CHIH-MIN
Year of Publication 11.08.2005
Get full text
Year of Publication 11.08.2005
Patent