A 34 MB/s MLC Write Throughput 16 Gb NAND With All Bit Line Architecture on 56 nm Technology
Cernea, R.-A., Long Pham, Moogat, F., Siu Chan, Binh Le, Yan Li, Shouchang Tsao, Tai-Yuan Tseng, Khanh Nguyen, Li, J., Jayson Hu, Jong Hak Yuh, Hsu, C., Fanglin Zhang, Kamei, T., Nasu, H., Kliza, P., Khin Htoo, Lutze, J., Yingda Dong, Higashitani, M., Junnhui Yang, Hung-Szu Lin, Sakhamuri, V., Li, A., Feng Pan, Yadala, S., Taigor, S., Pradhan, K., Lan, J., James Chan, Abe, T., Fukuda, Y., Mukai, H., Kawakami, K., Liang, C., Ip, T., Shu-Fen Chang, Lakshmipathi, J., Huynh, S., Pantelakis, D., Mofidi, M., Quader, K.
Published in IEEE journal of solid-state circuits (01.01.2009)
Published in IEEE journal of solid-state circuits (01.01.2009)
Get full text
Journal Article
Conference Proceeding
11.1 A 512Gb 3b/cell flash memory on 64-word-line-layer BiCS technology
Yamashita, Ryuji, Magia, Sagar, Higuchi, Tsutomu, Yoneya, Kazuhide, Yamamura, Toshio, Mizukoshi, Hiroyuki, Zaitsu, Shingo, Yamashita, Minoru, Toyama, Shunichi, Kamae, Norihiro, Lee, Juan, Shuo Chen, Jiawei Tao, Mak, William, Xiaohua Zhang, Ying Yu, Utsunomiya, Yuko, Kato, Yosuke, Sakai, Manabu, Matsumoto, Masahide, Chibvongodze, Hardwell, Ookuma, Naoki, Yabe, Hiroki, Taigor, Subodh, Samineni, Rangarao, Kodama, Takuyo, Kamata, Yoshihiko, Namai, Yuzuru, Huynh, Jonathan, Sung-En Wang, Yankang He, Trung Pham, Saraf, Vivek, Petkar, Akshay, Watanabe, Mitsuyuki, Hayashi, Koichiro, Swarnkar, Prashant, Miwa, Hitoshi, Pradhan, Aditya, Dey, Sulagna, Dwibedy, Debasish, Xavier, Thushara, Balaga, Muralikrishna, Agarwal, Samiksha, Kulkarni, Swaroop, Papasaheb, Zameer, Deora, Sahil, Hong, Patrick, Meiling Wei, Balakrishnan, Gopinath, Ariki, Takuya, Verma, Kapil, Chang Siau, Yingda Dong, Ching-Huang Lu, Miwa, Toru, Moogat, Farookh
Published in 2017 IEEE International Solid-State Circuits Conference (ISSCC) (01.02.2017)
Published in 2017 IEEE International Solid-State Circuits Conference (ISSCC) (01.02.2017)
Get full text
Conference Proceeding
A 34MB/s-Program-Throughput 16Gb MLC NAND with All-Bitline Architecture in 56nm
Cernea, Raul, Pham, Long, Moogat, Farookh, Chan, Siu, Le, Binh, Li, Yan, Tsao, Shouchang, Tseng, Tai-Yuan, Nguyen, Khanh, Li, Jason, Hu, Jayson, Park, Jong, Hsu, Cynthia, Zhang, Fanglin, Kamei, Teruhiko, Nasu, Hiroaki, Kliza, Phil, Htoo, Khin, Lutze, Jeffrey, Dong, Yingda, Higashitani, Masaaki, Yang, Junhui, Lin, Hung-Szu, Sakhamuri, Vamshi, Li, Alan, Pan, Feng, Yadala, Sridhar, Taigor, Subodh, Pradhan, Kishan, Lan, James, Chan, James, Abe, Takumi, Fukuda, Yasuyuki, Mukai, Hideo, Kawakami, Koichi, Liang, Connie, Ip, Tommy, Chang, Shu-Fen, Lakshmipathi, Jaggi, Huynh, Sharon, Pantelakis, Dimitris, Mofidi, Mehrdad, Quader, Khandker
Published in 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (01.02.2008)
Published in 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (01.02.2008)
Get full text
Conference Proceeding