Ultralow Voltage FinFET- Versus TFET-Based STT-MRAM Cells for IoT Applications
Garzón, Esteban, Lanuzza, Marco, Taco, Ramiro, Strangio, Sebastiano
Published in Electronics (Basel) (01.08.2021)
Published in Electronics (Basel) (01.08.2021)
Get full text
Journal Article
An 88-fJ/40-MHz [0.4 V]–0.61-pJ/1-GHz [0.9 V] Dual-Mode Logic 8 [Formula Omitted] 8 bit Multiplier Accumulator With a Self-Adjustment Mechanism in 28-nm FD-SOI
Taco, Ramiro, Levi, Itamar, Lanuzza, Marco, Fish, Alexander
Published in IEEE journal of solid-state circuits (01.02.2019)
Published in IEEE journal of solid-state circuits (01.02.2019)
Get full text
Journal Article
Low voltage logic circuits exploiting gate level dynamic body biasing in 28 nm UTBB FD-SOI
Taco, Ramiro, Levi, Itamar, Lanuzza, Marco, Fish, Alexander
Published in Solid-state electronics (01.03.2016)
Published in Solid-state electronics (01.03.2016)
Get full text
Journal Article
An 88-fJ/40-MHz [0.4 V]-0.61-pJ/1-GHz [0.9 V] Dual-Mode Logic 8 \times 8 bit Multiplier Accumulator With a Self-Adjustment Mechanism in 28-nm FD-SOI
Taco, Ramiro, Levi, Itamar, Lanuzza, Marco, Fish, Alexander
Published in IEEE journal of solid-state circuits (01.02.2019)
Published in IEEE journal of solid-state circuits (01.02.2019)
Get full text
Journal Article
Valorization of ripe banana peels and cocoa pod husk hydrochars as green sustainable “low loss” dielectric materials
Landázuri, Andrea C., Prócel, Luis M., Caisaluisa, Oliver, Beltrán, Katty, Holguín, Eduardo, Yépez, Susan, Orejuela-Escobar, Lourdes M., Guerrero, Víctor H., Herrera, Nelson, Taco, Ramiro
Published in Journal of cleaner production (10.11.2023)
Published in Journal of cleaner production (10.11.2023)
Get full text
Journal Article
Dual Mode Logic Address Decoder
Yavits, Leonid, Taco, Ramiro, Shavit, Netanel, Stanger, Inbal, Fish, Alexander
Published in 2020 IEEE International Symposium on Circuits and Systems (ISCAS) (01.10.2020)
Published in 2020 IEEE International Symposium on Circuits and Systems (ISCAS) (01.10.2020)
Get full text
Conference Proceeding
Live Demo: Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths
Stanger, Inbal, Shavit, Netanel, Taco, Ramiro, Lanuzza, Marco, Fish, Alexander
Published in 2021 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2021)
Published in 2021 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2021)
Get full text
Conference Proceeding
IoT sensor nodes for air pollution monitoring: A review
Guerrón, Rocío Alejandra, D’Amore, Francesco, Bencardino, Mariantonia, Lamonaca, Francesco, Colaprico, Antonio, Lanuzza, Marco, Taco, Ramiro, Carnì, Domenico Luca
Published in Acta IMEKO (28.12.2023)
Published in Acta IMEKO (28.12.2023)
Get full text
Journal Article
Live Demonstration: A 0.8V, 1.54 pJ / 940 MHz Dual Mode Logic-Based 16x16-Bit Booth Multiplier in 16-nm FinFET
Shavit, Netanel, Stanger, Inbal, Taco, Ramiro, Lanuzza, Marco, Fish, Alexander
Published in 2021 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2021)
Published in 2021 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2021)
Get full text
Conference Proceeding
Low voltage logic circuits exploiting gate level dynamic body biasing in 28nm UTBB FD-SOI
Taco, Ramiro, Levi, Itamar, Lanuzza, Marco, Fish, Alexander
Published in Solid-state electronics (01.03.2016)
Published in Solid-state electronics (01.03.2016)
Get full text
Journal Article
From 32 nm to TFET Technology: New Perspectives for Ultra-Scaled RF-DC Multiplier Circuits
Trojman, Lionel, Holguin, Eduardo, Villegas, Marco, Procel, Luis-Miguel, Taco, Ramiro
Published in Electronics (Basel) (01.02.2022)
Published in Electronics (Basel) (01.02.2022)
Get full text
Journal Article
Performance Benchmarking of TFET and FinFET Digital Circuits from a Synthesis-Based Perspective
Rendón, Mateo, Cao, Christian, Landázuri, Kevin, Garzón, Esteban, Prócel, Luis Miguel, Taco, Ramiro
Published in Electronics (Basel) (01.02.2022)
Published in Electronics (Basel) (01.02.2022)
Get full text
Journal Article
Live Demo: An 88fJ / 40 MHz [0.4V] - 0.61pJ / 1GHz [0.9V] Dual Mode Logic 8×8-Bit Multiplier Accumulator with a Self-Adjustment Mechanism in 28 nm FD-SOI
Taco, Ramiro, Levi, Itamar, Lanuzza, Marco, Fish, Alexander
Published in 2019 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2019)
Published in 2019 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2019)
Get full text
Conference Proceeding
Exploiting Single-Well Design for Energy-Efficient Ultra-Wide Voltage Range Dual Mode Logic-Based Digital Circuits in 28nm FD-SOI Technology
Taco, Ramiro, Yavits, Leonid, Shavit, Netanel, Stanger, Inbal, Lanuzza, Marco, Fish, Alexander
Published in 2020 IEEE International Symposium on Circuits and Systems (ISCAS) (01.10.2020)
Published in 2020 IEEE International Symposium on Circuits and Systems (ISCAS) (01.10.2020)
Get full text
Conference Proceeding