Search Results - "TARABBIA, MARC L" :: K.UTB vyhledávací portál

Loading…

집적 회로 패키지들의 기계적 응력을 최소화하기 위한 금속 층 패터닝

by HOLLAND KATHRYN ROSE, BARR ALEXANDER, TARABBIA MARC L, PANG YAOYU
Year of Publication 02.05.2022

Get full text

Patent

Loading…

FinFET들과 같은 얇은 수직 반도체 구조체들로부터 형성된 고밀도 커패시터들

by SHI ZHONGHAI, TARABBIA MARC L
Year of Publication 08.01.2018

Get full text

Patent

Loading…

이중 게이트 금속-산화물-반도체 전계-효과 트랜지스터

by DOUGHERTY JUSTIN, WARRICK SCOTT, YING YING, BARR ALEXANDER, TARABBIA MARC L, LARSEN CHRISTIAN
Year of Publication 27.05.2020

Get full text

Patent

Loading…

Linear capacitor structure in a CMOS process

by HALL GEOFFREY B, CHAN JOSEPH Y, TARABBIA MARC L
Year of Publication 25.06.2001

Get full text

Patent

Loading…

High density capacitors formed from thin vertical semiconductor structures such as FINFETs

by Shi, Zhonghai, Tarabbia, Marc L
Year of Publication 15.12.2020

Get full text

Patent

Loading…

INTEGRATED CIRCUIT WITH GETTER LAYER FOR HYDROGEN ENTRAPMENT

by BLACKLEY, Winston S, WARRICK, Scott P, TARABBIA, Marc L
Year of Publication 28.09.2023

Get full text

Patent

Loading…

Formation of electrical components on a semiconductor substrate by polishing to isolate the components

by Shanjen Pan, Marc L Tarabbia
Year of Publication 27.05.2020

Get full text

Patent

Loading…

INTEGRATED CIRCUIT WITH GETTER LAYER FOR HYDROGEN ENTRAPMENT

by BLACKLEY, Winston S, WARRICK, Scott P, TARABBIA, Marc L
Year of Publication 31.08.2023

Get full text

Patent

Loading…

INTEGRATED CIRCUIT WITH GETTER LAYER FOR HYDROGEN ENTRAPMENT

by BLACKLEY, Winston S, WARRICK, Scott P, TARABBIA, Marc L
Year of Publication 13.07.2023

Get full text

Patent

Loading…

INTEGRATED CIRCUIT WITH GETTER LAYER FOR HYDROGEN ENTRAPMENT

by Warrick, Scott P, Blackley, Winston S, Tarabbia, Marc L
Year of Publication 13.07.2023

Get full text

Patent

Loading…

Fully depleted region for reduced parasitic capacitance between a poly-silicon layer and a substrate region

by Shanjen Pan, Marc L Tarabbia
Year of Publication 31.07.2019

Get full text

Patent

Loading…

Dual device semiconductor structures with shared drain

by Pan, Shanjen, Larsen, Christian, Tarabbia, Marc L
Year of Publication 09.02.2021

Get full text

Patent

Loading…

METAL LAYER PATTERNING FOR MINIMIZING MECHANICAL STRESS IN INTEGRATED CIRCUIT PACKAGES

by HOLLAND, Kathryn Rose, PANG, Yaoyu, TARABBIA, Marc L, BARR, Alexander
Year of Publication 06.07.2022

Get full text

Patent

Loading…

HIGH DENSTIY CAPACITORS FORMED FROM THIN VERTICAL SEMICONDUCTOR STRUCTURES SUCH AS FINFETS

by TARABBIA, Marc, L, SHI, Zhonghai
Year of Publication 16.01.2019

Get full text

Patent

Loading…

Metal layer patterning for minimizing mechanical stress in integrated circuit packages

by Holland, Kathryn R, Barr, Alexander, Pang, Yaoyu, Tarabbia, Marc L
Year of Publication 03.05.2022

Get full text

Patent

Loading…

HIGH DENSITY CAPACITORS FORMED FROM THIN VERTICAL SEMICONDUCTOR STRUCTURES SUCH AS FINFETS

by Shi, Zhonghai, Tarabbia, Marc L
Year of Publication 05.07.2018

Get full text

Patent

Loading…

Dual device semiconductor structures with shared drain

by Shanjen Pan, Christian Larsen, Marc L Tarabbia
Year of Publication 29.01.2020

Get full text

Patent

Loading…

High density capacitors formed from thin vertical semiconductor structures such as FinFETs

by Tarabbia Marc L, Shi Zhonghai
Year of Publication 27.03.2018

Get full text

Patent

Loading…

HIGH DENSTIY CAPACITORS FORMED FROM THIN VERTICAL SEMICONDUCTOR STRUCTURES SUCH AS FINFETS

by TARABBIA, Marc, L, SHI, Zhonghai
Year of Publication 21.03.2018

Get full text

Patent

Loading…

Fully depleted region for reduced parasitic capacitance between a poly-silicon layer and a substrate region

by Tarabbia Marc L, Pan Shanjen
Year of Publication 20.03.2018

Get full text

Patent

Refine Results

Format

Subject Area

Topic

Language

Year of Publication

Database