Semiconductor device structures with a substrate biasing scheme
Joseph, Alvin J, Wolf, Randy, Stamper, Anthony K, Ellis-Monaghan, John J, Vallett, Aaron, Abou-Khalil, Michel J
Year of Publication 23.05.2023
Get full text
Year of Publication 23.05.2023
Patent
METAL-FREE FUSE STRUCTURES
ELLIS-MONAGHAN, John J, JAIN, Vibhor, SHANK, Steven M, PEKARIK, John J, STAMPER, Anthony K
Year of Publication 23.06.2022
Get full text
Year of Publication 23.06.2022
Patent
THERMALLY AND ELECTRICALLY CONDUCTIVE INTERCONNECTS
Jain, Vibhor, Stamper, Anthony K, Ellis-Monaghan, John J, Pekarik, John J, Shank, Steven M
Year of Publication 16.06.2022
Get full text
Year of Publication 16.06.2022
Patent
Device including optofluidic sensor with integrated photodiode
Jain, Vibhor, Stamper, Anthony K, Bian, Yusheng, Ellis-Monaghan, John J, Pekarik, John J, Shank, Steven M
Year of Publication 02.05.2023
Get full text
Year of Publication 02.05.2023
Patent
Buried damage layers for electrical isolation
Adusumilli, Siva P, Stamper, Anthony K, Ellis-Monaghan, John J, Babu, Bojidha, Abou-Khalil, Michel J
Year of Publication 03.05.2022
Get full text
Year of Publication 03.05.2022
Patent
Vertical field effect transistor (FET) with source and drain structures
Stamper, Anthony K, Ellis-Monaghan, John J, Vallett, Aaron L, Shank, Steven M
Year of Publication 26.04.2022
Get full text
Year of Publication 26.04.2022
Patent
HETEROJUNCTION BIPOLAR TRANSISTOR WITH BURIED TRAP RICH ISOLATION REGION
ELLIS-MONAGHAN, John J, JAIN, Vibhor, SHANK, Steven M, PEKARIK, John J, STAMPER, Anthony K
Year of Publication 21.04.2022
Get full text
Year of Publication 21.04.2022
Patent
HETEROJUNCTION BIPOLAR TRANSISTOR WITH BURIED TRAP RICH ISOLATION REGION
ELLIS-MONAGHAN, John J, JAIN, Vibhor, KRISHNASAMY, Rajendran, SHANK, Steven M, STAMPER, Anthony K
Year of Publication 21.04.2022
Get full text
Year of Publication 21.04.2022
Patent