A 32Gb/s NRZ 37dB SerDes in 10nm CMOS to Support PCI Express Gen 5 Protocol
Bichan, Mike, Ting, Clifford, Zand, Bahram, Wang, Jing, Shulyzki, Ruslana, Guthrie, James, Tyshchenko, Katya, Zhao, Junhong, Parsafar, Alireza, Liu, Eric, Vatankhahghadim, Aynaz, Sharifian, Shaham, Tyshchenko, Aleksey, De Vita, Michael, Rubab, Syed, Iyer, Sitaraman, Spagna, Fulvio, Dolev, Noam
Published in 2020 IEEE Custom Integrated Circuits Conference (CICC) (01.03.2020)
Published in 2020 IEEE Custom Integrated Circuits Conference (CICC) (01.03.2020)
Get full text
Conference Proceeding
HIGH PERFORMANCE INTERCONNECT PHYSICAL LAYER
GUPTA ASHISH, JUE DARREN S, BLANKENSHIP ROBERT G, IYER VENKATRAMAN, SPAGNA FULVIO
Year of Publication 18.04.2017
Get full text
Year of Publication 18.04.2017
Patent
HIGH PERFORMANCE INTERCONNECT PHYSICAL LAYER
SHARMA DEBENDRA DAS, JUE DARREN S, SWANSON JEFFREY C, BLANKENSHIP ROBERT G, IYER VENKATRAMAN, SPAGNA FULVIO
Year of Publication 18.01.2017
Get full text
Year of Publication 18.01.2017
Patent
HIGH PERFORMANCE INTERCONNECT PHYSICAL LAYER
SHARMA DEBENDRA DAS, JUE DARREN S, SWANSON JEFFREY C, BLANKENSHIP ROBERT G, IYER VENKATRAMAN, SPAGNA FULVIO
Year of Publication 24.06.2015
Get full text
Year of Publication 24.06.2015
Patent
HIGH PERFORMANCE INTERCONNECT PHYSICAL LAYER
GUPTA ASHISH, JUE DARREN S, BLANKENSHIP ROBERT G, IYER VENKATRAMAN, SPAGNA FULVIO
Year of Publication 02.06.2015
Get full text
Year of Publication 02.06.2015
Patent
A 78mW 11.8Gb/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32nm CMOS
Spagna, F., Lidong Chen, Deshpande, M., Yongping Fan, Gambetta, D., Gowder, S., Iyer, S., Kumar, R., Kwok, P., Krishnamurthy, R., Chien-chun Lin, Mohanavelu, R., Nicholson, R., Ou, J., Pasquarella, M., Prasad, K., Rustam, H., Tong, L., Tran, A., Wu, J., Xuguang Zhang
Published in 2010 IEEE International Solid-State Circuits Conference - (ISSCC) (01.02.2010)
Published in 2010 IEEE International Solid-State Circuits Conference - (ISSCC) (01.02.2010)
Get full text
Conference Proceeding
HIGH PERFORMANCE INTERCONNECT PHYSICAL LAYER
GUPTA ASHISH, JUE DARREN S, BLANKENSHIP ROBERT G, IYER VENKATRAMAN, SPAGNA FULVIO
Year of Publication 02.12.2014
Get full text
Year of Publication 02.12.2014
Patent
A Scalable 3.6-to-5.2mW 5-to-10Gb/s 4-tap DFE in 32nm CMOS
Lidong Chen, Xuguang Zhang, Spagna, F.
Published in 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (01.02.2009)
Published in 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (01.02.2009)
Get full text
Conference Proceeding
Validating the performance of a 32nm CMOS high speed serial link receiver with adaptive equalization and baud-rate clock data recovery
Puligundla, S, Spagna, F, Chen, L, Tran, A
Published in 2010 IEEE International Test Conference (01.11.2010)
Published in 2010 IEEE International Test Conference (01.11.2010)
Get full text
Conference Proceeding
PHY RECALIBRATION USING A MESSAGE BUS INTERFACE
Tennant, Bruce, Spagna, Fulvio, Jen, Michelle, Gao, Minxi, Dolev Geldbard, Noam, Das Sharma, Debendra
Year of Publication 10.04.2024
Get full text
Year of Publication 10.04.2024
Patent
PHY RECALIBRATION USING A MESSAGE BUS INTERFACE
Tennant, Bruce, Spagna, Fulvio, Jen, Michelle, Gao, Minxi, Dolev Geldbard, Noam, Das Sharma, Debendra
Year of Publication 29.06.2022
Get full text
Year of Publication 29.06.2022
Patent