A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure
LIU, Chun-Cheng, CHANG, Soon-Jyh, HUANG, Guan-Ying, LIN, Ying-Zu
Published in IEEE journal of solid-state circuits (01.04.2010)
Published in IEEE journal of solid-state circuits (01.04.2010)
Get full text
Journal Article
Conference Proceeding
10-bit 30-MS/s SAR ADC Using a Switchback Switching Method
HUANG, Guan-Ying, CHANG, Soon-Jyh, LIU, Chun-Cheng, LIN, Ying-Zu
Published in IEEE transactions on very large scale integration (VLSI) systems (01.03.2013)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.03.2013)
Get full text
Journal Article
Analysis of Nonideal Behaviors Based on INL/DNL Plots for SAR ADCs
Huang, Chun-Po, Ting, Hsin-Wen, Chang, Soon-Jyh
Published in IEEE transactions on instrumentation and measurement (01.08.2016)
Published in IEEE transactions on instrumentation and measurement (01.08.2016)
Get full text
Journal Article
A Histogram-Based Testing Method for Estimating A/D Converter Performance
Ting, Hsin-Wen, Liu, Bin-Da, Chang, Soon-Jyh
Published in IEEE transactions on instrumentation and measurement (01.02.2008)
Published in IEEE transactions on instrumentation and measurement (01.02.2008)
Get full text
Journal Article
A Systematic Design Methodology of Asynchronous SAR ADCs
Huang, Chun-Po, Lin, Jai-Ming, Shyu, Ya-Ting, Chang, Soon-Jyh
Published in IEEE transactions on very large scale integration (VLSI) systems (01.05.2016)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.05.2016)
Get full text
Journal Article
An Efficient and Effective Methodology to Control Turn-On Sequence of Power Switches for Power Gating Designs
Shyu, Ya-Ting, Lin, Jai-Ming, Lin, Che-Chun, Huang, Chun-Po, Chang, Soon-Jyh
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.10.2016)
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.10.2016)
Get full text
Journal Article
Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors
Lin, Cheng-Wu, Lin, Jai-Ming, Chiu, Yen-Chih, Huang, Chun-Po, Chang, Soon-Jyh
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.12.2012)
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01.12.2012)
Get full text
Journal Article
A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme
LIN, Ying-Zu, LIN, Cheng-Wu, CHANG, Soon-Jyh
Published in IEEE transactions on very large scale integration (VLSI) systems (01.03.2010)
Published in IEEE transactions on very large scale integration (VLSI) systems (01.03.2010)
Get full text
Journal Article
A Low Energy Consumption 10-Bit 100kS/s SAR ADC with Timing Control Adaptive Window
Chih-Yuan Kung, Chun-Po Huang, Chia-Chuan Li, Soon-Jyh Chang
Published in 2018 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2018)
Published in 2018 IEEE International Symposium on Circuits and Systems (ISCAS) (01.05.2018)
Get full text
Conference Proceeding
A quick jitter tolerance estimation technique for bang-bang CDRs
Yen-Long Lee, Soon-Jyh Chang
Published in 2017 International Test Conference in Asia (ITC-Asia) (01.09.2017)
Published in 2017 International Test Conference in Asia (ITC-Asia) (01.09.2017)
Get full text
Conference Proceeding